参数资料
| 型号： | CS5534-BSZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 15/17页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT 4CH W/LNA 24SSOP |
| 标准包装： | 1,000 |
| 位数： | 24 |
| 采样率（每秒）： | 3.84k |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 45mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 24-SSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 4 个差分，单极；4 个差分，双极 |
| 配用： | 598-1016-ND - EVAL BOARD FOR CS5534 |
IDT / ICS PCI EXPRESS JITTER ATTENUATOR
7
ICS9DB202CK-01 REV. B FEBRUARY 18, 2009
ICS9DB202-01
PCI EXPRESS JITTER ATTENUATOR
FIGURE 3C. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVPECL DRIVER
FIGURE 3B. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVPECL DRIVER
FIGURE 3D. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVDS DRIVER
3.3V
R1
50
R3
50
Zo = 50 Ohm
LVPECL
Zo = 50 Ohm
HiPerClockS
CLK
nCLK
3.3V
Input
R2
50
Zo = 50 Ohm
Input
HiPerClockS
CLK
nCLK
3.3V
R3
125
R2
84
Zo = 50 Ohm
3.3V
R4
125
LVPECL
R1
84
3.3V
DIFFERENTIAL CLOCK INPUT INTERFACE
The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL
and other differential signals. Both signals must meet the V
PP
and V
CMR input
requirements. Figures
4A to 4F show interface
examples for the HiPerClockS CLK/nCLK input driven by the
most common driver types. The input interfaces suggested here
are examples only. Please consult with the vendor of the driver
FIGURE 3A. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY AN IDT OPEN EMITTER
HIPERCLOCKS LVHSTL DRIVER
component to confirm the driver termination requirements. For
example in Figure 4A, the input termination applies for IDT
HiPerClockS open emitter LVHSTL drivers. If you are using an
LVHSTL driver from another vendor, use their termination
recommendation.
1.8V
R2
50
Input
LVHSTL Driver
ICS
HiPerClockS
R1
50
LVHSTL
3.3V
Zo = 50 Ohm
HiPerClockS
CLK
nCLK
FIGURE 3E. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V HCSL DRIVER
Zo = 50 Ohm
R1
100
3.3V
LVDS_Driv er
Zo = 50 Ohm
Receiv er
CLK
nCLK
3.3V
HCSL
*R3
33
*R4
33
CLK
nCLK
2.5V
3.3V
Zo = 50
Ω
Zo = 50
Ω
HiPerClockS
Input
R1
50
R2
50
*Optional – R3 and R4 can be 0
Ω
FIGURE 3F.
HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 2.5V SSTL DRIVER
CLK
nCLK
HiPerClockS
SSTL
2.5V
Zo = 60
Ω
Zo = 60
Ω
2.5V
3.3V
R1
120
R2
120
R3
120
R4
120
相关PDF资料 |
PDF描述 |
|---|---|
| CS5550-ISZR | IC ADC 2CH LOW-COST 24-SSOP |
| CS5565-ISZ | IC ADC DELTA-SIGMA 24BIT 24-SSOP |
| CY28317PVXC-2 | IC CLK FTG VIA PL/E133T 48SSOP |
| CY28323OXC | IC CLOCK BROOKDALE GPENT4 48SSOP |
| CY28354OXC-400 | IC BUFF 273MHZ 4DDR DIMM 48SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS5535 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS5535-UDC | 制造商:Advanced Micro Devices 功能描述:Companion Device 208-Pin BGA 制造商:Rochester Electronics LLC 功能描述:I/O COMPANION - Bulk |
| CS5536AC B1 | 制造商:Advanced Micro Devices 功能描述:Companion Device 208-Pin BGA 制造商:Advanced Micro Devices 功能描述:GEO IC OPN - Trays |
| CS5536AC-B1 | 制造商:Advanced Micro Devices 功能描述:Companion Device 208-Pin BGA |
| CS5536AD | 制造商:Advanced Micro Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。