参数资料
| 型号： | CS82C5296 |
| 厂商： | Intersil |
| 文件页数： | 6/20页 |
| 文件大小： | 0K |
| 描述： | IC UART/BRG 5V 16MHZ 28-PLCC |
| 标准包装： | 750 |
| 特点： | 单芯片 UART/BRG |
| 通道数： | 1，UART |
| 规程： | RS232C |
| 电源电压： | 4.5 V ~ 5.5 V |
| 带并行端口： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-LCC（J 形引线） |
| 供应商设备封装： | 28-PLCC（11.51x11.51） |
| 包装： | 带卷 (TR) |
14
FN2950.3
April 26, 2006
UART Timing Characterization
All parameters listed in this table were laboratory bench characterized at room temperature on a small sample of parts. No guarantee is implied. The main intent here is
to clarify functional operation of the 82C52.
82C52 UART Timing Characterized with IX = External Clock
SYMBOL
PARAMETER
MIN
MAX
UNITS
TEST CONDITIONS
(15)
TS1
CO(IX) Delay from IX
-
30
ns
BRSR Bit D7 = 0
(IX Output)
(16)
TS2
CO (BRG) Delay from IX
-
80
ns
BRSR Bit D7 = 1
(BRG Output)
(17)
TCY
CO (BRG) Clock Cycle Time
62.5
-
ns
BRSR Bit D7 = 1
(BRG Output), Note 1
(18)
TDTX
SDO Delay from CO(BRG) Low
-
30
ns
Note 2
(19)
TWLTL
WR Low to TBRE Low
-
50
ns
Note 3
(20)
TCLTH
CO (BRG) Low to TBRE HIgh
-
50
ns
Notes 3, 4
(21)
TIHF
INTR High on Flag
-
50
ns
Note 5A, 5B
(22)
TIHM
INTR High on MS
-
50
ns
Note 5
(23)
TRLIL
RD Low to INTR Low
-
60
ns
(24)
TCTHX
CTS High to Disable Transmit
4TCY + 10
-
ns
TBR Full, Note 6
(25)
TDRH
CO (BRG) Low to DR High
-
40
ns
Note 7
(26)
TRLDL
RD Low to DR Low
-
50
ns
Note 7
(27)
TWHO
WR High to RTS/DTR Active
-
50
ns
NOTES:
1. Prescaler rate of divide by 1, Divisor Select rate of “external” (divide by 1). The Baud Rate Clock (CO-BRG) operates at 16 times the user
programmed bit rate. For example, at 1200 baud: TCY = 1/(16 x 1200) = 52.1
s.
2. A. With TR (Transmitter Register) initially empty, TDTX occurs from the 5th falling edge of CO(BRG) after WR goes high.
B. With TR initially full, TDTX occurs from the trailing edge of the 16th CO(BRG) in the last Stop bit provided WR went high by the trailing edge
of the 12th CO(BRG) in the last Stop bit.
C. With CTS high (disable transmit) and TBR full, TDTX occurs from the 5th falling edge of CO(BRG) after CTS goes low.
3. TBRE bit D6 in USR is updated each time TBRE changes state.
4. A. With TR initially empty, TCLTH(TBRE) occurs from the 4th falling edge of CO(BRG) after WR goes high.
B. With TR initially full, TCLTH(TBRE) occurs from the trailing edge of the 15th CO(BRG) in the last Stop bit provided WR went high by the
trailing edge of the 12th CO(BRG) in the last Stop bit.
C. With CTS high (disable transmit) and TBR full, TCLTH(TBRE) occurs from the 4th falling edge of CO(BRG) after CTS goes low.
5. A. INT on TC: INTEN enabled; USR bit D5(TC) is updated at this time regardless of interrupt configuration.
- INT on TC occurs from the trailing edge of the 11th CO(BRG) in the last Stop bit if TBR empty at that time.
B. INTR on receive flags OE, FE, PE, and RBRK: INTEN enabled; Respective USR bits updated at this time regardless of interrupt configura-
tion.
- INT on OE, FE, PE, RBRK occurs from the trailing edge of the 11th CO(BRG) in the last Stop bit. To avoid OE, RD(RBR) must go low by
the trailing edge of the 8th CO(BRG) in the last Stop bit.
C. INTR on MS: INTEN and MIEN enabled; USR bit D4(MS) is updated at this time regardless of INTEN/MIEN.
- INTR on MS occurs whenever CTS or DSR input changes state.
6. TCTHX is time before end of last Stop bit by which CTS must be inactive (high) to prevent transmission of the character waiting in TBR.
7. DR bit D7 in USR is updated each time DR changes state. TDRH always from trailing edge of 11th CO(BRG) in last Stop bit.
82C52
相关PDF资料 |
PDF描述 |
|---|---|
| CS82C59A-1296 | IC CTRL INTERRUPT 12.5MHZ 28PLCC |
| CS8900A-IQZ | IC LAN ETHERNET CTLR 5V 100LQFP |
| CS8952-IQZ | IC TXRX 100/10 PHY 100TQFP |
| CY8CLED04DOCD1-56LTXI | IC POWERPSOC DEBUG 4CH 1A 56VQFN |
| CYG2217 | IC MOD PHONE LINE WIRE 1.07" PCB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS82C52Z | 功能描述:UART 接口集成电路 A/ANNEAL PERIPH UART /BRG 5V 16MHZ 28PLCC RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| CS82C52Z96 | 功能描述:UART 接口集成电路 A/ANNEAL PERIPH UART /BRG 5V 16MHZ 28PLCC RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| CS82C54 | 功能描述:计时器和支持产品 PERIPH PRG-CNTR 5V 8MHZ 28PLCC COM RoHS:否 制造商:Micrel 类型:Standard 封装 / 箱体:SOT-23 内部定时器数量:1 电源电压-最大:18 V 电源电压-最小:2.7 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Reel |
| CS82C54-1 | 制造商:Intel 功能描述: |
| CS82C54-10 | 功能描述:计时器和支持产品 PERIPH PRG-CNTR 5V 10MHZ 28PLCC COM RoHS:否 制造商:Micrel 类型:Standard 封装 / 箱体:SOT-23 内部定时器数量:1 电源电压-最大:18 V 电源电压-最小:2.7 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。