- 您现在的位置：买卖IC网 > PDF目录380119 > CY22150ZC (Cypress Semiconductor Corp.) One-PLL General-Purpose Flash-Programmable and 2-Wire Serially Programmable Clock Generator PDF资料下载
参数资料
| 型号： | CY22150ZC |
| 厂商： | Cypress Semiconductor Corp. |
| 英文描述： | One-PLL General-Purpose Flash-Programmable and 2-Wire Serially Programmable Clock Generator |
| 中文描述： | 一个锁相环通用闪存可编程和2线串行可编程时钟发生器 |
| 文件页数： | 7/13页 |
| 文件大小： | 211K |
| 代理商： | CY22150ZC |
CY22150
Document #: 38-07104 Rev. *F
Page 7 of 13
Table 11.
CLKSRC2
Programmable Interface Timing
The CY22150 utilizes a 2-wire serial-interface SDAT and
SCLK that operates up to 400 kbits/second in Read or Write
mode. The basic Write serial format is as follows.
Start Bit; seven-bit Device Address (DA); R/W Bit; Slave Clock
Acknowledge (ACK); eight-bit Memory Address (MA); ACK;
eight-bit data; ACK; eight-bit data in MA + 1 if desired; ACK;
eight-bit data in MA+2; ACK; etc. until STOP bit.The basic
serial format is illustrated in
Figure 3
.
Data Valid
Data is valid when the Clock is HIGH, and may only be transi-
tioned when the clock is LOW, as illustrated in
Figure 2
.
Data Frame
Every new data frame is indicated by a start and stop
sequence, as illustrated in
Figure 4
.
Start Sequence
– Start frame is indicated by SDAT going
LOW when SCLK is HIGH. Every time a Start signal is given,
the next eight-bit data must be the device address (seven bits)
and a R/W bit, followed by register address (eight bits) and
register data (eight bits).
Stop Sequence
– Stop frame is indicated by SDAT going
HIGH when SCLK is HIGH. A Stop frame frees the bus for
writing to another part on the same bus or writing to another
random register address.
Acknowledge Pulse
During Write mode, the CY22150 will respond with an ACK
pulse after every eight bits. This is accomplished by pulling the
SDAT line LOW during the N*9
th
clock cycle, as illustrated in
Figure 5
. (N = the number of eight-bit segments transmitted.)
During Read mode, the ACK pulse after the data packet is sent
is generated by the master.
CLKSRC1
0
0
CLKSRC0
0
1
Definition and Notes
0
0
Reference input.
DIV1CLK/DIV1N. DIV1N is defined by register [OCH]. Allowable values for DIV1N are
4 to 127. If Divider Bank 1 is not being used, set DIV1N to 8.
DIV1CLK/2. Fixed /2 divider option. If this option is used, DIV1N must be divisible by 4.
DIV1CLK/3. Fixed /3 divider option. If this option is used, set DIV1N to 6.
DIV2CLK/DIV2N. DIV2N is defined by Register [47H]. Allowable values for DIV2N are
4 to 127. If Divider Bank 2 is not being used, set DIV2N to 8.
DIV2CLK/2. Fixed /2 divider option. If this option is used, DIV2N must be divisible by 4.
DIV2CLK/4. Fixed /4 divider option. If this option is used, DIV2N must be divisible by 8.
Reserved – do not use.
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
0
1
Table 12.
Address
44H
D7
D6
D5
D4
D3
D2
D1
D0
CLKSRC2
for LCLK1
CLKSRC0
for LCLK3
CLKSRC1
for CLK6
CLKSRC1
for LCLK1
CLKSRC2
for LCLK4
CLKSRC0
for CLK6
CLKSRC0
for LCLK1
CLKSRC1
for LCLK4
1
CLKSRC2
for LCLK2
CLKSRC0
for LCLK4
1
CLKSRC1
for LCLK2
CLKSRC2
for CLK5
1
CLKSRC0
for LCLK2
CLKSRC1
for CLK5
1
CLKSRC2
for LCLK3
CLKSRC0
for CLK5
1
CLKSRC1
for LCLK3
CLKSRC2
for CLK6
1
45H
46H
Table 13. CLKOE Bit Setting
Address
09H
D7
0
D6
0
D5
CLK6
D4
CLK5
D3
D2
D1
D0
LCLK4
LCLK3
LCLK2
LCLK1
Figure 2. Data Valid and Data Transition Periods
SDAT
SCLK
Data valid
Transition to next bit
CLK
LOW
CLK
HIGH
V
IH
V
IL
t
SU
t
DH
相关PDF资料 |
PDF描述 |
|---|---|
| CY22150ZI | One-PLL General-Purpose Flash-Programmable and 2-Wire Serially Programmable Clock Generator |
| CY22150 | One-PLL General-Purpose Flash-Programmable and 2-Wire Serially Programmable Clock Generator(通用单个锁相环Flash可编程和2-Wire连续可编程时钟发生器) |
| CY2215 | 133-MHz Spread Spectrum Frequency Timing Generator(133MHz 宽频谱定时发生器) |
| CY22388 | Factory Programmable Quad PLL Clock Generator with VCXO(带VCXO的可编程方形PLL时钟发生器) |
| CY22389 | Factory Programmable Quad PLL Clock Generator with VCXO(带VCXO的可编程方形PLL时钟发生器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY22150ZC-315 | 制造商:Cypress Semiconductor 功能描述: |
| CY22150ZCT | 制造商:Cypress Semiconductor 功能描述: |
| CY22150ZI | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:One-PLL General-Purpose Flash-Programmable and 2-Wire Serially Programmable Clock Generator |
| CY22150ZI-304 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY22150ZI-311 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。