- 您现在的位置：买卖IC网 > PDF目录9004 > CY28409OXCT (Silicon Laboratories Inc)IC CLOCK CK409GRANTSDALE 56TSSOP PDF资料下载
参数资料
| 型号： | CY28409OXCT |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 2/16页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK CK409GRANTSDALE 56TSSOP |
| 标准包装： | 1,000 |
| 类型： | * |
| PLL： | 是 |
| 输入： | 晶体 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:21 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 400MHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | * |
| 封装/外壳： | * |
| 供应商设备封装： | * |
| 包装： | * |
| 其它名称： | SLCY28409OXCT |
CY28409
......................Document #: 38-07445 Rev. *D Page 10 of 16
PCI_STP# Assertion[2]
The PCI_STP# signal is an active LOW input used for
synchronous stopping and starting the PCI outputs while the
rest of the clock generator continues to function. The set-up
time for capturing PCI_STP# going LOW is 10 ns (tSU). (See
Figure 7.) The PCIF clocks will not be affected by this pin if
their corresponding control bit in the SMBus register is set to
allow them to be free-running.
PCI_STP# Deassertion
The deassertion of the PCI_STP# signal will cause all PCI and
stoppable PCIF clocks to resume running in a synchronous
manner within two PCI clock periods after PCI_STP# transi-
tions to a high level.
Note:
2. The PCI STOP function is controlled by two inputs. One is the device PCI_STP# pin number 34 and the other is SMBus byte 0 bit 3. These two inputs are logically
ANDed. If either the external pin or the internal SMBus register bit is set low then the stoppable PCI clocks will be stopped in a logic low state. Reading SMBus
Byte 0 Bit 3 will return a 0 value if either of these control bits are set LOW thereby indicating the device’s stoppable PCI clocks are not running.
Tsu
PCI_STP#
PCI_F
PCI
SRC 100MHz
Figure 7. PCI_STP# Assertion Waveform
PCI_STP#
PCI_F
PCI
SRC 100MHz
Tsu
Tdrive_SRC
Figure 8. PCI_STP# Deassertion Waveform
相关PDF资料 |
PDF描述 |
|---|---|
| ICS581G-02LF | IC CLK MUX GLITCH FREE 16-TSSOP |
| ICS527R-02LFT | IC CLOCK SLICER ZD BUFFER 28SSOP |
| MPC92429AC | IC SYNTHESIZER LVPECL 32-LQFP |
| VE-JTH-MZ-F3 | CONVERTER MOD DC/DC 52V 25W |
| VE-2TY-MX-F3 | CONVERTER MOD DC/DC 3.3V 49.5W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY28409ZC | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Clock Synthesizer with Differential SRC and CPU Outputs |
| CY28409ZCT | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Clock Synthesizer with Differential SRC and CPU Outputs |
| CY28409ZXC | 功能描述:时钟合成器/抖动清除器 SysClk Intel Grntsdl 865 and 875 chipsets RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| CY28409ZXCT | 功能描述:时钟合成器/抖动清除器 SysClk Intel Grntsdl 865 and 875 chipsets RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| CY28410 | 制造商:SPECTRALINEAR 制造商全称:SPECTRALINEAR 功能描述:Clock Generator for Intel Grantsdale Chipset |
发布紧急采购，3分钟左右您将得到回复。