参数资料
型号: CY39050V208-83NTXC
厂商: CYPRESS SEMICONDUCTOR CORP
元件分类: PLD
英文描述: LOADABLE PLD, 15 ns, PQFP208
封装: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件页数: 46/86页
文件大小: 2802K
代理商: CY39050V208-83NTXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 50 of 86
188[19]
IO7
189[19]
IO7
190[19]
IO/VREF7
191
VCCIO7
192
IO7
193
IO7
194
IO7
195
IO7
196
IO/VREF7
197
IO7
198
IO7
199
VCCIO7
200
IO7
201
IO/VREF7
202
IO7
203
IO7
204
IO7
205
GND
206
GCLK3
207
GND
208
GCTL3
Table 11. 208 EQFP/PQFP Pin Table (continued)
Pin
CY39030
CY39050
CY39100
CY39200
Table 12. 388 BGA Pin Table
Pin
CY39050
CY39100
CY39200
A1
GND
A2
NC
IO7
A3
IO7
A4
IO7
A5
IO7
A6
IO7
A7
IO7
A8
NC
IO/VREF7
A9
IO7
A10
IO7
A11
IO/VREF7
A12
IO7
A13[19]
IO7
A14[19]
IO6
A15
IO6
A16
GND
A17
IO6
A18
IO6
Note:
19. Capacitance on these I/O pins meets the PCI spec (rev. 2.2), which requires IDSEL pin in a PCI design to have capacitance less than or equal to 8 F. In
the document titled “Delta39K CPLD Family data sheet”, this spec is defined as CPCI. All other I/O pins have a capacitance less than or equal to 10 pF.
相关PDF资料
PDF描述
CY39050V208-83NTXI LOADABLE PLD, 15 ns, PQFP208
CY39200V208-181NTXC LOADABLE PLD, 8.5 ns, PQFP208
CY39200V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
CY54FCT2240ATLM FCT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20
CY54FCT257TDMB FCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
相关代理商/技术参数
参数描述
CY39050V208-83NTXI 功能描述:IC CPLD 50K GATE 208BQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - CPLD(复杂可编程逻辑器件) 系列:Delta 39K™ ISR™ 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP(28x28) 包装:托盘
CY39050V484-125BBC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V484-125BBI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050Z208-125BBC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050Z208-125BBI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities