参数资料
型号: CY39200V256-233NTI
厂商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件页数: 2/86页
文件大小: 1235K
代理商: CY39200V256-233NTI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 2 of 86
Notes:
3.
4.
Speed bins shown here are for commercial operating range. Please refer to Delta39K ordering information on industrial-range speed bins on page 38.
Self-boot solution integrates the boot PROM (flash memory) with Delta39K die inside the same package. This flash memory can endure at least 10,000
programming/erase cycles and can retain data for at least 100 years.
Delta39K Speed Bins
[3]
Device
39K30
39K50
39K100
39K165
39K200
V
CC
233
X
X
200
181
125
X
X
X
X
X
83
X
X
X
X
X
3.3/2.5V
3.3/2.5V
3.3/2.5V
3.3/2.5V
3.3/2.5V
X
X
X
Device Package Offering and I/O Count Including Dedicated Clock and Control Inputs
Device
39K30
39K50
39K100
39K165
39K200
208 EQFP
28 × 28 mm
0.5-mm pitch
136
136
136
136
136
256 FBGA
17 × 17 mm
1.0-mm pitch
174
180
180
484-FBGA
23 × 23 mm
1.0-mm pitch
Self-Boot
Solution
[4]
388-BGA
35 × 35 mm
1.27-mm pitch
256-FBGA
17 × 17 mm
1.0-mm pitch
174
484-FBGA
23 × 23 mm
1.0-mm pitch
676-FBGA
27 × 27 mm
1.0-mm pitch
218
294
294
294
218
302
356
368
302
386
428
相关PDF资料
PDF描述
CY39200V256-83BBC CPLDs at FPGA Densities
CY39200V256-83BBI CPLDs at FPGA Densities
CY39200V388-181NTI CPLDs at FPGA Densities
CY39200V388-200BBC CPLDs at FPGA Densities
CY39200V388-200BBI CPLDs at FPGA Densities
相关代理商/技术参数
参数描述
CY39200V388-125MGC 功能描述:IC CPLD 200K GATE 388-BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - CPLD(复杂可编程逻辑器件) 系列:Delta 39K™ ISR™ 标准包装:40 系列:ispMACH® 4000C 可编程类型:系统内可编程 最大延迟时间 tpd(1):5.0ns 电压电源 - 内部:1.65 V ~ 1.95 V 逻辑元件/逻辑块数目:32 宏单元数:512 门数:- 输入/输出数:128 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:176-LQFP 供应商设备封装:176-TQFP(24x24) 包装:托盘
CY39200V388-181MGC 制造商:Cypress Semiconductor 功能描述:
CY39200V388-181NC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V388-233MGC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V388-233MGI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities