参数资料
型号: CY39200V388-83MBC
厂商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件页数: 14/86页
文件大小: 1235K
代理商: CY39200V388-83MBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 14 of 86
IEEE 1149.1-compliant JTAG Operation
The Delta39K family has an IEEE 1149.1 JTAG interface for
both Boundary Scan and ISR operations.
Four dedicated pins are reserved on each device for use by
the Test Access Port (TAP).
Boundary Scan
The Delta39K family supports Bypass, Sample/Preload,
Extest, Intest, Idcode and Usercode boundary scan instruc-
tions. The JTAG interface is shown in
Figure 11
.
In-System Reprogramming (ISR)
In-System Reprogramming is the combination of the capability
to program or reprogram a device on-board, and the ability to
support design changes without changing the system timing
or device pinout. This combination means design changes
during debug or field upgrades do not cause board respins.
The Delta39K family implements ISR by providing a JTAG
compliant interface for on-board programming, robust routing
resources for pinout flexibility, and a simple timing model for
consistent system performance.
Configuration
Each device of the Delta39K family is available in a volatile and
a Self-Boot package. Cypress’s CPLD boot EEPROM is used
to store configuration data for the volatile solution and an
embedded on-chip FLASH memory device is used for the Self-
Boot solution.
For volatile Delta39K packages, programming is defined as
the loading of a user’s design into the external CPLD boot
EEPROM. For Self-Boot Delta39K packages, programming is
defined as the loading of a user’s design into the on-chip
FLASH internal to the Delta39K package. Configuration is
defined as the loading of a user’s design into the Delta39K die.
Channel
RAM
4
GCLK[3:0]
LB 0
PIM
RAM
LB 5
LB 4
RAM
LB 6
LB 7
LB 2
LB 3
Cluster
LB 1
Channel
RAM
4
LB 0
PIM
RAM
LB 5
LB 4
RAM
LB 6
LB 7
LB 2
LB 3
LB 1
Channel
RAM
4
LB 0
PIM
RAM
LB 5
LB 4
RAM
LB 6
LB 7
LB 2
LB 3
LB 1
Channel
RAM
4
LB 0
PIM
8 Kb
LB 5
LB 4
8 Kb
LB 6
LB 7
LB 2
LB 3
LB 1
Channel
RAM
4
GCLK[3:0]
LB 0
PIM
RAM
LB 5
LB 4
RAM
LB 6
LB 7
LB 2
LB 3
LB 1
4
LB 0
PIM
LB 5
LB 4
RAM
LB 6
LB 7
LB 2
LB 3
RAM
LB 1
4
LB 0
PIM
RAM
LB 5
LB 4
RAM
LB 6
LB 7
LB 2
LB 3
LB 1
Channel
RAM
4
LB 0
PIM
RAM
LB 5
LB 4
Cluster
RAM
LB 6
LB 7
LB 2
LB 3
LB 1
Channel
RAM
4
GCLK[3:0]
LB 0
PIM
RAM
LB 5
LB 4
RAM
LB 6
LB 7
LB 2
LB 3
LB 1
Channel
RAM
4
LB 0
PIM
RAM
LB 5
LB 4
RAM
LB 6
LB 7
LB 2
LB 3
LB 1
Channel
RAM
4
LB 0
PIM
RAM
LB 5
LB 4
RAM
LB 6
LB 7
LB 2
LB 3
LB 1
Channel
RAM
4
LB 0
PIM
RAM
LB 5
LB 4
RAM
LB 6
LB 7
LB 2
LB 3
LB 1
Channel
RAM
Channel
RAM
t
MCS
t
PD
t
SCS
t
MCCO
t
SCS2
Figure 10. Timing Model for 39K100 Device
相关PDF资料
PDF描述
CY39200V388-83MBI CPLDs at FPGA Densities
CY39050Z484-83MGC CPLDs at FPGA Densities
CY39050Z484-83MGI CPLDs at FPGA Densities
CY39050Z484-83NC CPLDs at FPGA Densities
CY39050Z484-83NI CPLDs at FPGA Densities
相关代理商/技术参数
参数描述
CY39200V388-83MGC 制造商:Cypress Semiconductor 功能描述:
CY39200V484-125BBC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V484-125BBI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V484-125BBXC 功能描述:CPLD - 复杂可编程逻辑器件 Delta39K 200K 125MHz COM RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
CY39200V484-125BBXI 功能描述:CPLD - 复杂可编程逻辑器件 Delta39K 200K 125MHz IND RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100