- 您现在的位置：买卖IC网 > PDF目录295354 > CY7C09099V-7AXI (CYPRESS SEMICONDUCTOR CORP) 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM PDF资料下载
参数资料
| 型号： | CY7C09099V-7AXI |
| 厂商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分类： | SRAM |
| 英文描述： | 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM |
| 中文描述： | 128K X 8 DUAL-PORT SRAM, 18 ns, PQFP100 |
| 封装： | ROHS COMPLIANT, PLASTIC, MS-026, TQFP-100 |
| 文件页数： | 22/28页 |
| 文件大小： | 657K |
| 代理商： | CY7C09099V-7AXI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页
CY7C09089V/99V
CY7C09179V/99V
Document #: 38-06043 Rev. *F
Page 3 of 28
Functional Description
The CY7C09089V/99V and CY7C09179V/99V are high speed
synchronous CMOS 64 K/128 K × 8 and 32 K/128 K × 9 dual-port
static RAMs. Two ports are provided, permitting independent,
simultaneous access for reads and writes to any location in
memory.[4] Registers on control, address, and data lines enable
minimal setup and hold times. In pipelined output mode, data is
registered for decreased cycle time. Clock to data valid
to bypass the pipelined output register to eliminate access
latency. In flow-through mode, data is available tCD1 = 18 ns after
the address is clocked into the device. Pipelined output or
flow-through mode is selected via the FT/Pipe pin.
Each port contains a burst counter on the input address register.
The internal write pulse width is independent of the
LOW-to-HIGH transition of the clock signal. The internal write
pulse is self-timed to enable the shortest possible cycle times.
A HIGH on CE0 or LOW on CE1 for one clock cycle powers down
the internal circuitry to reduce the static power consumption. The
use of multiple Chip Enables enables easier banking of multiple
chips for depth expansion configurations. In the pipelined mode,
one cycle is required with CE0 LOW and CE1 HIGH to reactivate
the outputs.
Counter enable inputs are provided to stall the operation of the
address input and use the internal address generated by the
internal counter for fast interleaved memory applications. A
port’s burst counter is loaded with the port’s Address Strobe
(ADS). When the port’s Count Enable (CNTEN) is asserted, the
address counter increments on each LOW-to-HIGH transition of
that port’s clock signal. This reads/writes one word from/into
each successive address location until CNTEN is deasserted.
The counter can address the entire memory array and loops
back to the start. Counter Reset (CNTRST) is used to reset the
burst counter.
All parts are available in 100-pin Thin Quad Plastic Flatpack
(TQFP) packages.
Notes
4. When writing simultaneously to the same location, the final value cannot be guaranteed.
相关PDF资料 |
PDF描述 |
|---|---|
| CY7C09179V-12AXC | 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM |
| CY7C09179V-6AXC | 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM |
| CY7C09199V-9AXC | 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM |
| CY7C09159AV-12AXC | 3.3V 8K/16K x 9 Synchronous Dual Port Static RAM |
| CY7C1009B-20VXC | 128K X 8 STANDARD SRAM, 20 ns, PDSO32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY7C09099V-9AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 1M-Bit 128K x 8 20ns/9ns 100-Pin TQFP |
| CY7C09099V-9AI | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 1M-Bit 128K x 8 20ns/9ns 100-Pin TQFP |
| CY7C09159AV-12AC | 功能描述:IC SRAM 72KBIT 12NS 100LQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:72 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步 存储容量:9M（256K x 36） 速度:75ns 接口:并联 电源电压:3.135 V ~ 3.465 V 工作温度:-40°C ~ 85°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP（14x14） 包装:托盘 其它名称:71V67703S75PFGI |
| CY7C09159AV-12AXC | 功能描述:静态随机存取存储器 3.3V 8Kx9 COM Sync Dual Port 静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
| CY7C09159AV-9AC | 制造商:Cypress Semiconductor 功能描述: |
发布紧急采购，3分钟左右您将得到回复。