- 您现在的位置：买卖IC网 > PDF目录295418 > DAC56P (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 1.5 us SETTLING TIME, 16-BIT DAC, PDIP16 PDF资料下载
参数资料
| 型号： | DAC56P |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 1.5 us SETTLING TIME, 16-BIT DAC, PDIP16 |
| 封装： | PLASTIC, DIP-16 |
| 文件页数： | 5/6页 |
| 文件大小： | 118K |
| 代理商： | DAC56P |
DAC56
5
FIGURE 4. Input Timing Diagram.
INPUT TIMING CONSIDERATIONS
Figures 4 and 5 refer to the input timing required to interface
the inputs of DAC56 to a serial input data stream. Serial data
is accepted in Binary Two’s Complement with the MSB being
loaded first. Data is clocked in on positive going clock (CLK,
pin 5) edges and is latched into the DAC input register on
negative going latch enable (LE, pin 6) edges.
The latch enable input must be high for at least one clock cycle
before going low, and then must be held low for at least one
clock cycle. The last 16 data bits clocked into the serial input
register are those that are transferred to the DAC input register
when latch enable goes low. In other words, when more than
16 clock cycles occur between a latch enable, only the data
present during the last 16 clocks will be transferred to the
DAC input register.
Figure 4 gives the general input format required for the
DAC56. Figure 5 shows the specific relationships between the
various signals and their timing constraints.
FIGURE 5. Input Timing Relationships.
MSB
DATA
> 40ns
> One Clock Cycle
LE
> One Clock Cycle
CLK
> 40ns
> 5ns
> 100ns
LSB
>15ns >15ns
> 40ns
> 15ns
DATA
LE
2
(2)
CLK
(3)
MSB
LSB
MSB
(4)
(1)
NOTES: (1) If clock is stopped between input of 16-bit data words, latch enable (LE) must remain low until after the first clock of the next 16-bit data
word stream. (2) Data format is binary two's complement (BTC). Individual data bits are clocked in on the corresponding positive clock edge. (3) Latch
enable (LE) must remain low at least one clock cycle after going negative. (4) Latch enable (LE) must be high for at least one clock cycle before going
negative.
1
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
相关PDF资料 |
PDF描述 |
|---|---|
| DAC602UB | PARALLEL, WORD INPUT LOADING, 0.015 us SETTLING TIME, 12-BIT DAC, PDSO28 |
| DAC716UB/1K | SERIAL INPUT LOADING, 6 us SETTLING TIME, 16-BIT DAC, PDSO16 |
| DAC716UL | SERIAL INPUT LOADING, 6 us SETTLING TIME, 16-BIT DAC, PDSO16 |
| DAC7512E/250 | SERIAL INPUT LOADING, 12 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| DAC7512N/250 | SERIAL INPUT LOADING, 12 us SETTLING TIME, 12-BIT DAC, PDSO6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DAC56U | 功能描述:数模转换器- DAC 16bit D to A RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| DAC574H64Y WAF | 制造商:ON Semiconductor 功能描述: |
| DAC-5-CG | 制造商:Thomas & Betts 功能描述:Universal Recessed Box And Cover |
| DAC600 | 制造商:BB 制造商全称:BB 功能描述:12-Bit 256MHz Monolithic DIGITAL-TO-ANALOG CONVERTER |
| DAC60004IDMDT | 功能描述:12 Bit Digital to Analog Converter 1 14-VSON (4x3) 制造商:texas instruments 系列:- 包装:剪切带（CT） 零件状态:新产品 位数:12 Number of D/A Converters:1 建立时间:8μs 输出类型:Voltage - Buffered Differential Output:无 数据接口:SPI 参考类型:内部 电压 - 电源，模拟:2.7 V ~ 5.5 V 电压 - 电源，数字:2.7 V ~ 5.5 V INL/DNL (LSB):±1（最大），±1（最大） 架构:R-2R 工作温度:-40°C ~ 125°C 封装/外壳:14-VFDFN 裸露焊盘 供应商器件封装:14-VSON（4x3） 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。