- 您现在的位置：买卖IC网 > PDF目录17069 > DC1067A-A (Linear Technology)BOARD DELTA SIGMA ADC LTC2450 PDF资料下载
参数资料
| 型号： | DC1067A-A |
| 厂商： | Linear Technology |
| 文件页数： | 2/20页 |
| 文件大小： | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2450 |
| 软件下载： | QuikEval System |
| 设计资源： | DC1067A Design File DC1067A Schematic |
| 标准包装： | 1 |
| 系列： | QuikEval™ |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 30 |
| 数据接口： | 串行，SPI? |
| 已用 IC / 零件： | LTC2450 |
| 已供物品： | 板 |
| 相关产品： | LTC2450IDC#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450IDC-1#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450IDC-1#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450IDC#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450CDC-1#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450CDC-1#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450CDC#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450CDC#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN |
LTC2450
10
2450fb
APPLICATIONS INFORMATION
Serial Clock Idle-High (CPOL = 1) Examples
In Figure 5, following a conversion cycle the LTC2450
automatically enters the low power sleep mode. The user
can monitor the conversion status at convenient intervals
using CS and SDO.
CS is pulled low to test whether or not the chip is in
the CONVERT state. While in the CONVERT state, SDO
is HIGH while CS is LOW. In the SLEEP state, SDO is
LOW while CS is LOW. These tests are not required op-
erational steps but may be useful for some applications.
When the data is available, the user applies 16 clock cycles
to transfer the result. The CS rising edge is then used to
initiate a new conversion.
The operation example of Figure 6 is identical to that of
Figure 5, except the new conversion cycle is triggered by
the falling edge of the serial clock (SCK). A 17th clock
pulse is used to trigger a new conversion cycle.
Serial Clock Idle-Low (CPOL = 0) Examples
In Figure 7, following a conversion cycle the LTC2450
automatically enters the low power sleep state. The user
determines data availability (and the end of conversion)
based upon external timing. The user then pulls CS low
(CS = ↓) and uses 16 clock cycles to transfer the result.
Following the 16th rising edge of the clock, CS is pulled high
(CS = ↑), which triggers a new conversion.
The timing diagram in Figure 8 is identical to that of Figure 7,
except in this case a new conversion is triggered by SCK.
The 16th SCK falling edge triggers a new conversion cycle
and the CS signal is subsequently pulled high.
Figure 5. Idle-High (CPOL = 1) Serial Clock Operation Example.
The Rising Edge of CS Starts a New Conversion
Figure 6. Idle-High (CPOL = 1) Clock Operation Example.
A 17th Clock Pulse is Used to Trigger a New Conversion Cycle
D15
clk1
clk2
clk3
clk4
clk15
clk16
D14
D13
D12
D2
D1
D0
SD0
SCK
CONVERT
SLEEP
LOW ICC
DATA OUTPUT
2450 F05
CS
D15
D14
D13
D12
D2
D1
D0
SD0
clk1
clk2
clk3
clk4
clk15
clk16
clk17
SCK
CONVERT
SLEEP
LOW ICC
DATA OUTPUT
2450 F06
CS
相关PDF资料 |
PDF描述 |
|---|---|
| 0210390933 | CABLE JUMPER 1MM .178M 23POS |
| PCMC135T-2R2MF | COIL 2.2 UH POWER CHOKE 20% SMD |
| AT-S-26-6/6/B-25-OE-R | MOD CORD SGL-ENDED 6-6 BLACK 25' |
| MIC2005-0.5LYM5 TR | IC DISTRIBUTION SW 0.5A SOT23-5 |
| GSM10DSEI | CONN EDGECARD 20POS .156 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC1067A-B | 功能描述:BOARD DELTA SIGMA ADC LTC2450-1 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:QuikEval™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| DC106R | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| DC107 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| DC1073A | 制造商:Linear Technology 功能描述:LT3845EFE DEMO BOARD |
| DC1074A | 功能描述:BOARD DAC LTC2630-12 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:QuikEval™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
发布紧急采购，3分钟左右您将得到回复。