- 您现在的位置：买卖IC网 > PDF目录17033 > DC1266A-A (Linear Technology)BOARD DELTA SIGMA ADC LTC2453 PDF资料下载
参数资料
| 型号： | DC1266A-A |
| 厂商： | Linear Technology |
| 文件页数： | 16/18页 |
| 文件大小： | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2453 |
| 软件下载： | QuikEval System |
| 设计资源： | DC1266A Design File DC1266A Schematic |
| 标准包装： | 1 |
| 系列： | QuikEval™ |
| ADC 的数量： | 2 |
| 位数： | 16 |
| 采样率（每秒）： | 60 |
| 数据接口： | I²C，串行 |
| 输入范围： | ±VREF |
| 已用 IC / 零件： | LTC2453 |
| 已供物品： | 板 |
| 相关产品： | LTC2453ITS8#TRPBF-ND - IC ADC 16BIT DELTA SIG TSOT23-8 LTC2453ITS8#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG TSOT23-8 LTC2453CTS8#TRPBF-ND - IC ADC 16BIT DELTA SIG TSOT23-8 LTC2453CTS8#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG TSOT23-8 LTC2453IDDB#TRPBF-ND - IC ADC 16BIT DELTA SIG 8-DFN LTC2453IDDB#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 8-DFN LTC2453CDDB#TRPBF-ND - IC ADC 16BIT DELTA SIG 8-DFN LTC2453CDDB#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 8-DFN |
LTC2453
7
2453fc
CONVERTER OPERATION
Converter Operation Cycle
The LTC2453 is a low-power, fully differential, delta-sigma
analog-to-digital converter with an I2C interface. Its oper-
ation, as shown in Figure 1, is composed of three suc-
cessive states: CONVERSION, SLEEP and DATA OUTPUT.
Initially, at power up, the LTC2453 performs a conversion.
Once the conversion is complete, the device enters the
sleepstate.Whileinthissleepstate,powerconsumptionis
reduced by several orders of magnitude. The part remains
in the sleep state as long as it is not addressed for a read
operation. The conversion result is held indefinitely in a
static shift register while the part is in the sleep state.
APPLICATIONS INFORMATION
edges of SCL, allowing the user to reliably latch data on
the rising edge of SCL. A new conversion is initiated by
a stop condition following a valid read operation, or by
the conclusion of a complete read cycle (all 16 bits read
out of the device).
Power-Up Sequence
When the power supply voltage (VCC) applied to the con-
verter is below approximately 2.1V, the ADC performs a
power-on reset. This feature guarantees the integrity of
the conversion result.
When VCC rises above this threshold, the converter gener-
ates an internal power-on reset (POR) signal for approxi-
mately 0.5ms. The POR signal clears all internal registers.
Following the POR signal, the LTC2453 starts a conversion
cycle and follows the succession of states described in
Figure 1. The first conversion result following POR is ac-
curate within the specifications of the device if the power
supply voltage VCC is restored within the operating range
(2.7V to 5.5V) before the end of the POR time interval.
Ease of Use
The LTC2453 data output has no latency, filter settling
delay or redundant results associated with the conversion
cycle. There is a one-to-one correspondence between the
conversion and the output data. Therefore, multiplexing
multiple analog input voltages requires no special actions.
The LTC2453 performs offset calibrations every conver-
sion. This calibration is transparent to the user and has
no effect upon the cyclic operation described previ-
ously. The advantage of continuous calibration is extreme
stability of the ADC performance with respect to time and
temperature.
TheLTC2453includesaproprietaryinputsamplingscheme
that reduces the average input current by several orders
of magnitude when compared to traditional delta-sigma
architectures. This allows external filter networks to in-
terface directly to the LTC2453. Since the average input
sampling current is 50nA, an external RC lowpass filter
using a 1k
Ω and 0.1F results in <1LSB additional error.
Additionally, there is negligible leakage current between
IN+ and IN–.
READ
ACKNOWLEDGE
DATA OUTPUT
YES
2453 F01
STOP
OR READ
16-BITS
SLEEP
CONVERSION
POWER-ON RESET
NO
Figure 1. LTC2453 State Diagram
Thedevicewillnotacknowledgeanexternalrequestduring
the conversion state. After a conversion is finished, the
device is ready to accept a read request. The LTC2453’s
address is hard-wired at 0010100. Once the LTC2453 is
addressed for a read operation, the device begins output-
ting the conversion result under the control of the serial
clock (SCL). There is no latency in the conversion result.
The data output is 16 bits long and contains a 15-bit plus
sign conversion result. Data is updated on the falling
相关PDF资料 |
PDF描述 |
|---|---|
| DC1067A-B | BOARD DELTA SIGMA ADC LTC2450-1 |
| ECM25DCCH | CONN EDGECARD 50POS R/A .156 SLD |
| EBM28DRTI | CONN EDGECARD 56POS DIP .156 SLD |
| ECM25DCCD | CONN EDGECARD 50POS R/A .156 SLD |
| ECM25DCBN | CONN EDGECARD 50POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC126BYFVR | 制造商:Texas Instruments 功能描述: |
| DC1274A | 功能描述:BOARD DEMO LTM8040 RoHS:否 类别:编程器，开发系统 >> 评估板 - LED 驱动器 系列:µModule® 标准包装:1 系列:PowerWise® 电流 - 输出 / 通道:20mA 输出及类型:1，非隔离 输出电压:17V 特点:可调光 输入电压:2.7 ~ 5.5 V 已供物品:板 已用 IC / 零件:LM3508 相关产品:LM3508TLX-ND - IC LED DRVR WHT BCKLGT 9USMDLM3508TLDKR-ND - IC LED DRVR WHT BCKLGT 9MICROSMDLM3508TLCT-ND - IC LED DRVR WHT BCKLGT 9MICROSMDLM3508TLTR-ND - IC LED DRVR WHT BCKLGT 9MICROSMD |
| DC1278A | 功能描述:BOARD SAR ADC LTC2351-14 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:QuikEval-II™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| DC1280A | 制造商:Linear Technology 功能描述:EVAL BOARD, LT3471 BOOST / INVERTING REG 制造商:Linear Technology 功能描述:EVAL BOARD, LT3471 BOOST / INVERTING REG; Silicon Manufacturer:Linear Technology; Silicon Core Number:LT3471; Kit Application Type:Power Management; Kit Contents:Evaluation Board for LT3471; Length:40mm |
| DC1281A-A | 制造商:Linear Technology 功能描述:BOARD DEMO 16BIT 160MSPS LTC2209 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd, Rq. DC1371 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd, Rq. DC1371, Silicon Manufacturer:Linear Technology, Silicon Core Number:LTC2209UP, Kit Application Type:Data Converter, Application Sub Type:ADC, Kit Contents:Board, Guide, Features:Also works with requred DC1371 |
发布紧急采购，3分钟左右您将得到回复。