参数资料
型号: DC1485A
厂商: Linear Technology
文件页数: 3/20页
文件大小: 0K
描述: BOARD DAC LTC2757
软件下载: QuikEval System
设计资源: DC1485A Design Files
DC1485A Schematic
标准包装: 1
系列: QuikEval™, SoftSpan™
DAC 的数量: 1
位数: 18
数据接口: 并联
设置时间: 2.1µs
DAC 型: 电流
已供物品:
已用 IC / 零件: LTC2757
相关产品: DC590B-ND - BOARD DEMO USB SERIAL CONTROLLER
LTC2757BCLX#PBF-ND - IC DAC 18BIT PAR 48LQFP
LTC2757ACLX#PBF-ND - IC DAC 18BIT PAR 48LQFP
LTC2757BILX#PBF-ND - IC DAC 18BIT PAR 48LQFP
LTC2757AILX#PBF-ND - IC DAC 18BIT PAR 48LQFP
LTC2757
11
2757f
OPERATION
To make both registers transparent for owthrough
mode, tie WR low and UPD high. However, this defeats
the deglitcher operation and output glitch impulse may
increase. The deglitcher is activated on the rising edge
of the UPD pin.
The interface also allows the use of the Input and DAC
registers in a master-slave, or edge-triggered, congura-
tion. This mode of operation occurs when WR and UPD
are tied together and driven by a single clock signal. The
data bits are loaded into the Input register on the falling
edge of the clock and then loaded into the DAC register
on the rising edge.
It is possible to control both ports on one 18-bit wide
data bus by allowing Span pins S2 to S0 to share bus
lines with the Data LSBs (D2 to D0). No Write or Read
operation acts on both span and data, so there cannot be
a signal conict.
The asynchronous clear pin (CLR) resets the LTC2757
to 0V (zero-, half- or quarter-scale code) in any output
range. CLR resets both the Input and DAC data registers,
but leaves the Span registers unchanged.
The device also has a power-on reset that initializes the DAC
to VOUT = 0V in any output range. The DAC powers up in
the 0V to 5V range at zero-scale if the part is in SoftSpan
conguration. For manual span (M-SPAN tied to VDD; see
Manual Span Conguration), the DACs power-up in the
manually-chosen range at the appropriate code.
Manual Span Conguration
Multiple output ranges are not needed in some applica-
tions. To congure the LTC2757 for single-span opera-
tion, tie the M-SPAN pin to VDD and the D/S pin to GND.
The desired output range is programmed by tying S0,
S1 and S2 to GND or VDD (see Figure 1 and Table 2). In
this conguration, no range-setting software routine is
needed; the part will initialize to the chosen output range
at power-up, with VOUT = 0V.
When congured for manual span operation, Span port
readback is disabled.
Output Ranges
The LTC2757 is a current-output, parallel-input precision
multiplying DAC offering ±1LSB INL and DNL over six
software-selectable output ranges. Ranges can either
be programmed in software for maximum exibility or
hardwired through pin-strapping. Two unipolar ranges
are available (0V to 5V and 0V to 10V), and four bipolar
ranges (±2.5V, ±5V, ±10V and –2.5V to 7.5V). These ranges
are obtained when an external precision 5V reference is
used. The output ranges for other reference voltages
are easy to calculate by observing that each range is a
multiple of the external reference voltage. The ranges can
then be expressed: 0 to 1
×, 0 to 2×, ±0.5×, ±1×, ±2×, and
–0.5
× to 1.5×.
Digital Section
The LTC2757 has four internal interface registers (see
Block Diagram). Two of these—one Input and one DAC
register—are dedicated to the Data I/O port, and two
to the Span I/O port. Each port is thus double buffered.
Double buffering provides the capability to simultaneously
update the Span and Code registers, which allows smooth
voltage transitions when changing output ranges. It also
permits the simultaneous updating of multiple DACs or
other parts on the data bus.
Write and Update Operations
Load the data input register directly from an 18-bit bus
by holding the D/S pin low and then pulsing the WR pin
low (Write operation).
Load the Span Input register by holding the D/S pin high
and then pulsing the WR pin low (Write operation). The
Span and Data register structures are the same except for
the number of parallel bits—the Span registers have three
bits, while the Data registers have 18 bits.
The DAC registers are loaded by pulsing the UPD pin
high (Update operation), which copies the data held in
the Input registers of both ports into the DAC registers.
Note that Update operations always include both Data
and Span registers; but the DAC register values will not
change unless the Input register values have previously
been changed by a Write operation.
相关PDF资料
PDF描述
RCM15DTKI-S288 CONN EDGECARD 30POS .156 EXTEND
RCM15DTMD-S189 CONN EDGECARD 30POS R/A .156 SLD
0210390987 CABLE JUMPER 1MM .030M 29POS
AD9742ACP-PCBZ BOARD EVAL FOR AD9742ACP
RCM15DTMN-S189 CONN EDGECARD 30POS R/A .156 SLD
相关代理商/技术参数
参数描述
DC1488A-A 功能描述:BOARD DAC LTC2634-12 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:QuikEval™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
DC1488A-B 功能描述:BOARD DAC LTC2634-12 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:QuikEval™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
DC1488A-C 功能描述:BOARD DAC LTC2634-12 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:QuikEval™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
DC1488A-D 功能描述:BOARD DAC LTC2634-12 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:QuikEval™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
DC1490A 功能描述:BOARD DELTA SIGMA ADC LTC2460 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:QuikEval™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件