- 您现在的位置：买卖IC网 > PDF目录17084 > DC777A (Linear Technology)BOARD DAC LTC2601 PDF资料下载
参数资料
| 型号： | DC777A |
| 厂商： | Linear Technology |
| 文件页数： | 3/16页 |
| 文件大小： | 0K |
| 描述： | BOARD DAC LTC2601 |
| 软件下载： | QuikEval System |
| 设计资源： | DC777A Design File DC777A Schematic |
| 标准包装： | 1 |
| 系列： | QuikEval™ |
| DAC 的数量： | 1 |
| 位数： | 16 |
| 数据接口： | MICROWIRE?，串行，SPI? |
| 设置时间： | 10µs |
| DAC 型： | 电压 |
| 工作温度： | 0°C ~ 70°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | LTC2601 |
| 相关产品： | LTC2601CDD-1#TRPBF-ND - IC DAC 16BIT SGL R-R VOUT 10DFN LTC2601IDD-1#TRPBF-ND - IC DAC 16BIT SGL R-R VOUT 10DFN LTC2601IDD-1#PBF-ND - IC DAC 16BIT R-R 10-DFN LTC2601CDD-1#PBF-ND - IC DAC 16BIT R-R 10-DFN LTC2601IDD#PBF-ND - IC DAC 16BIT SGL R-R VOUT 10DFN LTC2601CDD#PBF-ND - IC DAC 16BIT SGL R-R VOUT 10DFN LTC2601CDD#TRPBF-ND - IC DAC 16BIT SGL R-R VOUT 10DFN LTC2601IDD#TRPBF-ND - IC DAC 16BIT SGL R-R VOUT 10DFN LTC2601IDD-ND - IC DAC 16BIT SGL R-R VOUT 10DFN LTC2601CDD-ND - IC DAC 16BIT SGL R-R VOUT 10DFN 更多... |
LTC2601/LTC2611/LTC2621
11
2601fb
OPERATION
only be transferred to the device when the CS/LD signal
is low.The rising edge of CS/LD ends the data transfer and
causes the device to execute the command specied in
the 24-bit input word. The complete sequence is shown
in Figure 2a.
The command (C3-C0) assignments are shown in Table
1. The rst four commands in the table consist of write
and update operations. A write operation loads a 16-bit
data word from the 32-bit shift register into the input
register of the DAC. In an update operation, the data word
is copied from the input register to the DAC register and
converted to an analog voltage at the DAC output. The
update operation also powers up the DAC if it had been in
power-down mode. The data path and registers are shown
in the Block Diagram.
While the minimum input word is 24 bits, it may option-
ally be extended to 32 bits. To use the 32-bit word width,
8 don’t-care bits are transferred to the device rst, followed
by the 24-bit word as just described. Figure 2b shows the
32-bit sequence. The 32-bit word is required for daisy-
chain operation, and is also available to accommodate
microprocessors which have a minimum word width of
16 bits (2 bytes).
Daisy-Chain Operation
The serial output of the shift register appears at the SDO
pin. Data transferred to the device from the SDI input is
delayed 32 SCK rising edges before being output at the
next SCK falling edge.
The SDO output can be used to facilitate control of multiple
serial devices from a single 3-wire serial port (i.e., SCK,
SDI and CS/LD). Such a “daisy chain” series is congured
by connecting SDO of each upstream device to SDI of the
Power-On Reset
The LTC2601/LTC2611/LTC2621 clear the outputs to zero
scale when power is rst applied, making system initializa-
tion consistent and repeatable. The LTC2601-1/LTC2611-
1/LTC2621-1 set the voltage outputs to midscale when
power is rst applied.
For some applications, downstream circuits are active
during DAC power-up, and may be sensitive to nonzero
outputs from the DAC during this time. The LTC2601/
LTC2611/LTC2621 contain circuitry to reduce the power-
on glitch; furthermore, the glitch amplitude can be made
arbitrarily small by reducing the ramp rate of the power
supply. For example, if the power supply is ramped to 5V
in 1ms, the analog outputs rise less than 10mV above
ground (typ) during power-on. See Power-On Reset Glitch
in the Typical Performance Characteristics section.
Power Supply Sequencing
The voltage at REF (Pin 6) should be kept within the range
–0.3V ≤ VREF ≤ VCC + 0.3V (see Absolute Maximum Rat-
ings). Particular care should be taken to observe these
limits during power supply turn-on and turn-off sequences,
when the voltage at VCC (Pin 16) is in transition.
Transfer Function
The digital-to-analog transfer function is:
V
k
V
OUT IDEAL
N
REF
()
=
2
where k is the decimal equivalent of the binary DAC input
code, N is the resolution and VREF is the voltage at REF
(Pin 6).
Serial Interface
The CS/LD input is level triggered. When this input is
taken low, it acts as a chip-select signal, powering-on the
SDI and SCK buffers and enabling the input shift register.
Data (SDI input) is transferred at the next 24 rising SCK
edges. The 4-bit command, C3-C0, is loaded rst; then
4 don’t care bits; and nally the 16-bit data word. The
data word comprises the 16-, 14- or 12-bit input code,
ordered MSB-to-LSB, followed by 0, 2 or 4 don’t care bits
(LTC2601, LTC2611 and LTC2621 respectively). Data can
Table 1.
COMMAND*
C3
C2
C1
C0
0
Write to Input Register
0
1
Update (Power Up) DAC Register
0
1
Write to and Update (Power Up)
0
1
0
Power Down
1
No Operation
*Command codes not shown are reserved and should not be used.
相关PDF资料 |
PDF描述 |
|---|---|
| AT-S-26-8/8/W-14/R-R | MOD CORD REVERSED 8-8 WHITE 14' |
| XE8000EV108 | EVAL BOARD FOR XE8806/XE8807 |
| 94SVP476X0020E7 | CAP ALUM 47UF 20V 20% SMD |
| EBC22DRTI-S13 | CONN EDGECARD 44POS .100 EXTEND |
| AT-S-26-8/8/B-14-R | MOD CORD STANDARD 8-8 BLACK 14' |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC778A | 功能描述:BOARD DAC LTC2602 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:QuikEval™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| DC780 | 制造商:API 制造商全称:API Delevan 功能描述:High Current Power Line Chokes |
| DC780-102L | 功能描述:固定电感器 1 uH RoHS:否 制造商:AVX 电感:10 uH 容差:20 % 最大直流电流:1 A 最大直流电阻:0.075 Ohms 工作温度范围:- 40 C to + 85 C 自谐振频率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接类型:SMD/SMT 封装 / 箱体:6.6 mm x 4.45 mm |
| DC780-103K | 功能描述:固定电感器 10 uH RoHS:否 制造商:AVX 电感:10 uH 容差:20 % 最大直流电流:1 A 最大直流电阻:0.075 Ohms 工作温度范围:- 40 C to + 85 C 自谐振频率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接类型:SMD/SMT 封装 / 箱体:6.6 mm x 4.45 mm |
| DC780-104K | 功能描述:固定电感器 100 uH RoHS:否 制造商:AVX 电感:10 uH 容差:20 % 最大直流电流:1 A 最大直流电阻:0.075 Ohms 工作温度范围:- 40 C to + 85 C 自谐振频率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接类型:SMD/SMT 封装 / 箱体:6.6 mm x 4.45 mm |
发布紧急采购，3分钟左右您将得到回复。