- 您现在的位置：买卖IC网 > PDF目录17083 > DC778A (Linear Technology)BOARD DAC LTC2602 PDF资料下载
参数资料
| 型号： | DC778A |
| 厂商： | Linear Technology |
| 文件页数： | 2/16页 |
| 文件大小： | 0K |
| 描述： | BOARD DAC LTC2602 |
| 软件下载： | QuikEval System |
| 设计资源： | DC778A Design File DC778A Schematic |
| 标准包装： | 1 |
| 系列： | QuikEval™ |
| DAC 的数量： | 2 |
| 位数： | 16 |
| 数据接口： | MICROWIRE?，串行，SPI? |
| 设置时间： | 10µs |
| DAC 型： | 电压 |
| 工作温度： | 0°C ~ 70°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | LTC2602 |
| 相关产品： | LTC2602CMS8#PBF-ND - IC DAC 16BIT DUAL R-R VOUT 8MSOP LTC2602IMS8#PBF-ND - IC DAC 16BIT DUAL R-R VOUT 8MSOP LTC2602IMS8#TRPBF-ND - IC DAC 16BIT DUAL R-R VOUT 8MSOP LTC2602CMS8#TRPBF-ND - IC DAC 16BIT DUAL R-R VOUT 8MSOP LTC2602IMS8-ND - IC DAC 16BIT DUAL R-R VOUT 8MSOP LTC2602CMS8-ND - IC DAC 16BIT DUAL R-R VOUT 8MSOP LTC2602CMS8#TR-ND - IC DAC 16BIT DUAL R-R VOUT 8MSOP LTC2602IMS8#TR-ND - IC DAC 16BIT DUAL R-R VOUT 8MSOP |
10
LTC2602/LTC2612/LTC2622
2602fa
OPERATIO
U
Serial Interface
The CS/LD input is level triggered. When this input is taken
low, it acts as a chip-select signal, activating the SDI and
SCK buffers and enabling the input shift register. Data
(SDI input) is transferred at the next 24 rising SCK edges.
The 4-bit command, C3-C0, is loaded first; then the 4-bit
DAC address, A3-A0; and finally the 16-bit data word. The
data word comprises the 16-, 14- or 12-bit input code,
ordered MSB-to-LSB, followed by 0, 2 or 4 don’t-care bits
(LTC2602, LTC2612 and LTC2622 respectively). Data can
only be transferred to the device when the CS/LD signal is
low.The rising edge of CS/LD ends the data transfer and
causes the device to carry out the action specified in the
24-bit input word. The complete sequence is shown in
Figure 2a.
The command (C3-C0) and address (A3-A0) assignments
are shown in Table 1. The first four commands in the table
consist of write and update operations. A write operation
loads a 16-bit data word from the 32-bit shift register into
the input register of the selected DAC, n. An update
operation copies the data word from the input register to
the DAC register. Once copied into the DAC register, the
data word becomes the active 16-, 14- or 12-bit input
code, and is converted to an analog voltage at the DAC
output. The update operation also powers up the selected
DAC if it had been in power-down mode. The data path and
registers are shown in the block diagram.
While the minimum input word is 24 bits, it may optionally
be extended to 32 bits to accommodate microprocessors
which have a minimum word width of 16 bits (2 bytes). To
use the 32-bit word width, 8 don’t-care bits are transferred
to the device first, followed by the 24-bit word as just
described. Figure 2b shows the 32-bit sequence.
Power-Down Mode
For power-constrained applications, power-down mode
can be used to reduce the supply current whenever less
than two outputs are needed. When in power-down, the
buffer amplifiers, bias circuits and reference inputs are
disabled, and draw essentially zero current. The DAC
outputs are put into a high-impedance state, and the
Power-On Reset
The LTC2602/LTC2612/LTC2622 clear the outputs to zero
scale when power is first applied, making system initializa-
tion consistent and repeatable.
For some applications, downstream circuits are active
during DAC power-up, and may be sensitive to nonzero
outputs from the DAC during this time. The LTC2602/
LTC2612/LTC2622 contain circuitry to reduce the power-
on glitch; furthermore, the glitch amplitude can be made
smaller by reducing the ramp rate of the power supply. For
example, if the power supply is ramped to 5V in 1ms, the
analog outputs rise less than 10mV above ground (typ)
during power-on. See Power-On Reset Glitch in the Typi-
cal Performance Characteristics section.
Power Supply Sequencing
The voltage at REF (Pin 4) should be kept within the range
– 0.3V
≤ VREF ≤ VCC + 0.3V (see Absolute Maximum
Ratings). Particular care should be taken to observe these
limits during power supply turn-on and turn-off sequences,
when the voltage at VCC (Pin 6) is in transition.
Transfer Function
The digital-to-analog transfer function is
V
k
V
OUT IDEAL
N
REF
() =
2
where k is the decimal equivalent of the binary DAC input
code, N is the resolution and VREF is the voltage at REF
(Pin 4).
Table 1.
COMMAND*
C3
C2
C1
C0
0000
Write to Input Register n
0001
Update (Power Up) DAC Register n
0010
Write to Input Register n, Update (Power Up) All n
0011
Write to and Update (Power Up) n
0100
Power Down n
1111
No Operation
ADDRESS (n)*
A3
A2
A1
A0
0000
DAC A
0001
DAC B
1111
All DACs
*Command and address codes not shown are reserved and should not be used.
相关PDF资料 |
PDF描述 |
|---|---|
| 0210490882 | CABLE JUMPER 1.25MM .102M 19POS |
| EEC20DRTN-S734 | CONN EDGECARD 40POS DIP .100 SLD |
| VE-BT3-EY | CONVERTER MOD DC/DC 24V 50W |
| EEC31DRTI-S13 | CONN EDGECARD 62POS .100 EXTEND |
| AP2192ASG-13 | IC PWR SWITCH 2CH USB 1.5A 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC780 | 制造商:API 制造商全称:API Delevan 功能描述:High Current Power Line Chokes |
| DC780-102L | 功能描述:固定电感器 1 uH RoHS:否 制造商:AVX 电感:10 uH 容差:20 % 最大直流电流:1 A 最大直流电阻:0.075 Ohms 工作温度范围:- 40 C to + 85 C 自谐振频率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接类型:SMD/SMT 封装 / 箱体:6.6 mm x 4.45 mm |
| DC780-103K | 功能描述:固定电感器 10 uH RoHS:否 制造商:AVX 电感:10 uH 容差:20 % 最大直流电流:1 A 最大直流电阻:0.075 Ohms 工作温度范围:- 40 C to + 85 C 自谐振频率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接类型:SMD/SMT 封装 / 箱体:6.6 mm x 4.45 mm |
| DC780-104K | 功能描述:固定电感器 100 uH RoHS:否 制造商:AVX 电感:10 uH 容差:20 % 最大直流电流:1 A 最大直流电阻:0.075 Ohms 工作温度范围:- 40 C to + 85 C 自谐振频率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接类型:SMD/SMT 封装 / 箱体:6.6 mm x 4.45 mm |
| DC780-104K BULK 100 | 制造商:API Delevan 功能描述:POWER CHOKE 100.0UH 4.0 AMP |
发布紧急采购，3分钟左右您将得到回复。