参数资料
| 型号： | DG538ADJ-E3 |
| 厂商： | Vishay Siliconix |
| 文件页数： | 8/17页 |
| 文件大小： | 0K |
| 描述： | IC AMP/VIDEO/MUX LP 4/8CH 28DIP |
| 标准包装： | 100 |
| 功能： | 视频多路复用器 |
| 电路： | 2 x 4:1 |
| 导通状态电阻： | 90 欧姆 |
| 电压电源： | 单/双电源 |
| 电压 - 电源，单路/双路(±)： | 10 V ~ 18 V，±10 V ~ 15 V |
| 电流 - 电源： | 600µA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 28-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 28-PDIP |
| 包装： | 管件 |
DG534A/538A
Vishay Siliconix
www.vishay.com
16
Document Number: 70069
S-05734—Rev. G, 29-Jan-02
APPLICATIONS (CONT'D)
A typical switching threshold versus VL is shown in Figure 15.
These devices feature an address readback (Tally) facility,
whereby the last address written to the device may be output
to the system. This allows improved status monitoring and
hand shaking without additional external components.
This function is controlled by the I/O pin, which directly
addresses the tri-state buffers connected to the EN and
address pins. EN and address pins can be assigned to accept
data (when I/O = 0; WR = 0; RS = 1), or output data (when I/O =
1; WR = 1; RS = 1), or to reflect a high impedance and latched
state (when I/O = 0; WR = 1; RS = 1).
When I/O is high, the address output can sink or source
current. Note that VL is the logic high output condition. This
point must be respected if VL is varied for input logic threshold
shifting.
Further control pins facilitate easy microprocessor interface.
On chip address, data latches are activated by WR, which
serves as a strobe type function eliminating the need for
peripheral latch or memory I/O port devices. Also, for ease of
interface, a direct reset function (RS) allows all latches to be
cleared and switches opened. Reset should be used during
power up, etc., to avoid spurious switch action. See Figure 16.
Channel address data can only be entered during WR low,
when the address latches are transparent and I/O is low.
Similarly, address readback is only operational when WR and
I/O are high.
The Siliconix CLC410 Video amplifier is recommended as an
output buffer to reduce insertion loss and to drive coaxial
cables. For low power video routing applications or for unity
gain input buffers CLC111/CLC114 are recommended.
8
7
6
5
4
3
2
1
0
2468
10
12
14
16
18
Vth
(V)
VL (V)
FIGURE 15.
Switching Threshold Voltage vs. VL
Reset
Address
Decoder
WR
Video
Bus
Data
Bus
Address Bus
Data Bus
I/O
75
W
75
W
75
W
75
W
CLC410
AV = 2
CLC410
DG534A
FIGURE 16.
DG534A in a Video Matrix
WR
EN
RS
SA1
SB2
A0, A1
DA
DB
EN
WR
RS
SA1
SB2
A0, A1
DA
DB
相关PDF资料 |
PDF描述 |
|---|---|
| DG540DJ-E3 | IC SWITCH QUAD SPST 20DIP |
| DG612DJ-E3 | IC SWITCH QUAD SPST 16-DIP |
| DG636EN-T1-E4 | IC SWITCH DUAL SPDT 16-MINIQFN |
| DG643DY-E3 | IC VIDEO SWITCH SPDT 16SOIC |
| DG722DQ-T1-GE3 | IC SWITCH |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DG538ADN | 功能描述:多路器开关 IC 8:1 Wideband Video Multiplexer/MUX RoHS:否 制造商:Texas Instruments 通道数量:1 开关数量:4 开启电阻（最大值）:7 Ohms 开启时间（最大值）: 关闭时间（最大值）: 传播延迟时间:0.25 ns 工作电源电压:2.3 V to 3.6 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UQFN-16 |
| DG538ADN-E3 | 功能描述:多路器开关 IC 8:1 Wideband Video Multiplexer/MUX RoHS:否 制造商:Texas Instruments 通道数量:1 开关数量:4 开启电阻（最大值）:7 Ohms 开启时间（最大值）: 关闭时间（最大值）: 传播延迟时间:0.25 ns 工作电源电压:2.3 V to 3.6 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UQFN-16 |
| DG538ADN-T1 | 功能描述:多路器开关 IC 8:1 Wideband Video Multiplexer/MUX RoHS:否 制造商:Texas Instruments 通道数量:1 开关数量:4 开启电阻（最大值）:7 Ohms 开启时间（最大值）: 关闭时间（最大值）: 传播延迟时间:0.25 ns 工作电源电压:2.3 V to 3.6 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UQFN-16 |
| DG538ADN-T1-E3 | 功能描述:多路器开关 IC 8:1 Wideband Video Multiplexer/MUX RoHS:否 制造商:Texas Instruments 通道数量:1 开关数量:4 开启电阻（最大值）:7 Ohms 开启时间（最大值）: 关闭时间（最大值）: 传播延迟时间:0.25 ns 工作电源电压:2.3 V to 3.6 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UQFN-16 |
| DG538AP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:4-Channel Analog Multiplexer |
发布紧急采购，3分钟左右您将得到回复。