参数资料
型号: DS1023S-500
厂商: DALLAS SEMICONDUCTOR
元件分类: Delay Line
英文描述: SILICON DELAY LINE, TRUE OUTPUT, PDSO16
封装: 0.300 INCH, SOIC-16
文件页数: 5/16页
文件大小: 261K
代理商: DS1023S-500
DS1023
13 of 16
NOTES:
1. Delay from input to output with a programmed delay value of zero.
2. This is the relative delay between REF and OUT. The device is trimmed such that when programmed
to zero delay the OUT output will always appear before the REF output.
This parameter is
numerically equal to tD0-tREF. (See Figure 15).
3. The reference delay is closely matched to the step zero delay to allow relative timings down to zero or
less.
4. This is the worst case condition when the SubDAC switches from its maximum to minimum value.
All other steps are
±0.5 lsb. This comment does not apply to -200 and -500 devices which do not use
a SubDAC. (See Figure 14)
5. This is the actual measured delay from IN to OUT. This parameter will exhibit greater temperature
variation than the relative delay parameter.
6. This is the actual measured delay with respect to the REF output. This parameter more closely
reflects the programmed delay value than the absolute delay parameter. (See Figure 15).
7. This is the maximum deviation from a straight line response drawn between the step zero delay and
the maximum programmed delay. Therefore it is indicative of the maximum error in the measured
delay versus the programmed delay with respect to the REF output. The absolute delay measurement
from IN to OUT will in addition have an offset error equal to the step zero delay and its tolerance.
(See Figure 13).
8. Change in delay value when the inverted output is selected instead of the normal, non-inverting,
output.
9. In PWM mode the delay between the rising edge of the input and the rising edge of the output.
10. The minimum value for which the PWM pulse width should be programmed. Narrower pulse widths
may be programmed but output levels may be impaired and ultimately no output pulse will be
produced.
11. This is the minimum allowable interval between transitions on the input to assure accurate device
operation. This parameter may be violated but timing accuracy may be impaired and ultimately very
narrow pulse widths will result in no output from the device.
12. This parameter applies to normal delay mode only. When a 50% duty cycle input clock is used this
defines the highest usable clock frequency. When asymmetrical clock inputs are used the maximum
usable clock frequency must be reduced to conform to the minimum input pulse width requirement. In
PWM mode the minimum input period is equal to the step zero delay and the programmed delay
(tDO + tD).
13. Measured from rising edge of the input to the rising edge of the output (tDR).
14. From rising edge to rising edge.
15. This is the difference in measured delay between rising edge (input to output), tDR and falling edges
(input to output), tDF.
16. Faster rise and fall times will give the greatest accuracy in measured delay. Slow edges (outside the
specification maximum) may result in erratic operations.
相关PDF资料
PDF描述
DS1077U-100 100 MHz, OTHER CLOCK GENERATOR, PDSO8
DS1077U-125 125 MHz, OTHER CLOCK GENERATOR, PDSO8
DS1077U-66 66.666 MHz, OTHER CLOCK GENERATOR, PDSO8
DS1077Z-133 133.333 MHz, OTHER CLOCK GENERATOR, PDSO8
DS1077U-120 120 MHz, OTHER CLOCK GENERATOR, PDSO8
相关代理商/技术参数
参数描述
DS1023S-500+ 功能描述:延迟线/计时元素 Programmable 8-Bit 5ns Timing Element RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube
DS1023S-500+T&R 制造商:Maxim Integrated Products 功能描述:ACTV PROGRAMMABLE DLY LINE 1-IN 5NS ABS 1275NS MAX 16SOIC W - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC DEL LINE 256TAP 1275NS 16SOIC 制造商:Maxim Integrated Products 功能描述:Delay Lines / Timing Elements Programmable 8-Bit 5ns Timing Element
DS1023S-500+T&R 功能描述:延迟线/计时元素 Programmable 8-Bit 5ns Timing Element RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube
DS10-24B 制造商:TRANSMISSION DEVELOPMENTS 功能描述:MOULDED SPUR GEAR 1.0, 24
DS1027AS 制造商:Maxim Integrated Products 功能描述:DS1027AS