- 您现在的位置：买卖IC网 > PDF目录9304 > DS1100Z-100+ (Maxim Integrated Products)IC DELAY LINE 5TAP 100NS 8-SOIC PDF资料下载
参数资料
| 型号： | DS1100Z-100+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 4/7页 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 5TAP 100NS 8-SOIC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 100 |
| 标片/步级数： | 5 |
| 功能： | 不可编程 |
| 延迟到第一抽头： | 20ns |
| 接头增量： | 20ns |
| 可用的总延迟： | 100ns |
| 独立延迟数： | 1 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 管件 |
| 产品目录页面： | 1436 (CN2011-ZH PDF) |
DS1100
4 of 7
TERMINOLOGY
Period: The time elapsed between the leading edge of the first pulse and the leading edge of the
following pulse.
tWI (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the
1.5V point on the trailing edge, or the 1.5V point on the trailing edge and the 1.5V point on the leading
edge.
tRISE (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the
input pulse.
tFALL (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the
input pulse.
tPLH (Time Delay, Rising): The elapsed time between the 1.5V point on the leading edge of the input
pulse and the 1.5V point on the leading edge of any tap output pulse.
tPHL (Time Delay, Falling): The elapsed time between the 1.5V point on the trailing edge of the input
pulse and the 1.5V point on the trailing edge of any tap output pulse.
TEST SETUP DESCRIPTION
Figure 3 illustrates the hardware configuration used for measuring the timing parameters on the DS1100.
The input waveform is produced by a precision-pulse generator under software control. Time delays are
measured by a time interval counter (20ps resolution) connected between the input and each tap. Each tap
is selected and connected to the counter by a VHF switch control unit. All measurements are fully
automated, with each instrument controlled by a central computer over an IEEE 488 bus.
TEST CONDITIONS INPUT
Ambient Temperature:
+25°C
±3°C
Supply Voltage (VCC):
5.0V
±0.1V
Input Pulse:
High = 3.0V
±0.1V
Low = 0.0V
±0.1V
Source Impedance:
50
max
Rise and Fall Time:
3.0ns max (measured between 0.6V and 2.4V)
Pulse Width:
500ns (1μs for -500 version)
Period:
1μs (2μs for -500 version)
OUTPUT:
Each output is loaded with the equivalent of one 74F04 input gate. Delay is measured at the 1.5V level on
the rising and falling edge.
Note: Above conditions are for test only and do not restrict the operation of the device under other
data sheet conditions.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-2W4-MX-B1 | CONVERTER MOD DC/DC 48V 75W |
| AD5246BKSZ100-R2 | IC DGTL RES 100K I2C SC70-6 |
| DS1100Z-200+ | IC DELAY LINE 5TAP 200NS 8-SOIC |
| DS1100Z-500+ | IC DELAY LINE 5TAP 500NS 8-SOIC |
| VE-22X-MX-B1 | CONVERTER MOD DC/DC 5.2V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1100Z-100/T&R | 制造商:Maxim Integrated Products 功能描述: 制造商:Maxim Integrated Products 功能描述:DELAY LINE 8P 5TAP 100NS SOIC TRL - Tape and Reel 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:IC DELAY LINE 5TAP 100NS 8SOIC 制造商:Maxim Integrated Products 功能描述:Delay Lines / Timing Elements 5-Tap Timing Element |
| DS1100Z-100/T&R/C609 | 制造商:Maxim Integrated Products 功能描述:IC DELAY LINE 5TAP 100NS 8SOIC 制造商:Maxim Integrated Products 功能描述:Delay Lines / Timing Elements 5-Tap Timing Element |
| DS1100Z-100/T&R | 功能描述:延迟线/计时元素 5-Tap Timing Element RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| DS1100Z-100/T&R/C609 | 功能描述:延迟线/计时元素 5-Tap Timing Element RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| DS1100Z-100+ | 功能描述:延迟线/计时元素 5-Tap Timing Element RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。