- 您现在的位置：买卖IC网 > PDF目录19983 > DS1230YP-70 (Maxim Integrated)IC NVSRAM 256KBIT 70NS 34PCM PDF资料下载
参数资料
| 型号： | DS1230YP-70 |
| 厂商： | Maxim Integrated |
| 文件页数： | 8/10页 |
| 文件大小： | 0K |
| 描述： | IC NVSRAM 256KBIT 70NS 34PCM |
| 标准包装： | 40 |
| 格式 - 存储器： | RAM |
| 存储器类型： | NVSRAM（非易失 SRAM） |
| 存储容量： | 256K (32K x 8) |
| 速度： | 70ns |
| 接口： | 并联 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 34-PowerCap? 模块 |
| 供应商设备封装： | 34-PowerCap 模块 |
| 包装： | 管件 |
DS1230Y/AB
(T A = +25 ° C)
PARAMETER
Expected Data Retention Time
SYMBOL
t DR
MIN
10
TYP
MAX
UNITS
years
NOTES
9
WARNING:
Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery
backup mode.
NOTES:
1. WE is high for a Read Cycle.
2. OE = V IH or V IL . If OE = V IH during write cycle, the output buffers remain in a high-impedance state.
3. t WP is specified as the logical AND of CE and WE . t WP is measured from the latter of CE or WE
going low to the earlier of CE or WE going high.
4. t DH , t DS are measured from the earlier of CE or WE going high.
5. These parameters are sampled with a 5 pF load and are not 100% tested.
6. If the CE low transition occurs simultaneously with or latter than the WE low transition, the output
buffers remain in a high-impedance state during this period.
7. If the CE high transition occurs prior to or simultaneously with the WE high transition, the output
buffers remain in high-impedance state during this period.
8. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition,
the output buffers remain in a high-impedance state during this period.
9. Each DS1230 has a built-in switch that disconnects the lithium source until the user first applies V CC .
The expected t DR is defined as accumulative time in the absence of V CC starting from the time power
is first applied by the user. This parameter is assured by component selection, process control, and
design. It is not measured directly during production testing.
10. All AC and DC electrical characteristics are valid over the full operating temperature range. For
commercial products, this range is 0 ° C to 70 ° C. For industrial products (IND), this range is -40 ° C to
+85 ° C.
11. In a power-down condition the voltage on any pin may not exceed the voltage on V CC .
12. t WR1 and t DH1 are measured from WE going high.
13. t WR2 and t DH2 are measured from CE going high.
14. DS1230 modules are recognized by Underwriters Laboratories (UL) under file E99151.
DC TEST CONDITIONS
Outputs Open
Cycle = 200 ns for operating current
All voltages are referenced to ground
AC TEST CONDITIONS
Output Load: 100 pF + 1TTL Gate
Input Pulse Levels: 0 - 3.0V
Timing Measurement Reference Levels
Input: 1.5V
Output: 1.5V
Input pulse Rise and Fall Times: 5 ns
8 of 10
相关PDF资料 |
PDF描述 |
|---|---|
| 7-530666-1 | CONN LOW PRO 6POS .156 SOLDER |
| TAP684K050SCS | CAP TANT 0.68UF 50V 10% RADIAL |
| T86D226M020EBSL | CAP TANT 22UF 20V 20% 2917 |
| DS1230YP-100 | IC NVSRAM 256KBIT 100NS 34PCM |
| T97F336K050LSA | CAP TANT 33UF 50V 10% 2924 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1230YP-70+ | 功能描述:NVRAM 256k Nonvolatile SRAM RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube |
| DS1230Y-P70IND | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:256k Nonvolatile SRAM |
| DS1230YP-70IND | 功能描述:NVRAM 256k Nonvolatile SRAM RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube |
| DS1230YP-70-IND | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:256k Nonvolatile SRAM |
| DS1230YP-70IND+ | 功能描述:NVRAM 256k Nonvolatile SRAM RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。