- 您现在的位置：买卖IC网 > PDF目录381719 > DS1371U (MAXIM INTEGRATED PRODUCTS INC) 2-Wire, 32-Bit Binary Counter Watchdog Clock PDF资料下载
参数资料
| 型号： | DS1371U |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | XO, clock |
| 英文描述： | 2-Wire, 32-Bit Binary Counter Watchdog Clock |
| 中文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO8 |
| 封装： | 0.118 INCH, MICRO, SOP-8 |
| 文件页数： | 12/14页 |
| 文件大小： | 966K |
| 代理商： | DS1371U |
DS1371
12 of 14
Data valid:
The state of the data line represents valid data when, after a START condition, the data line
is stable for the duration of the high period of the clock signal. The data on the line must be changed
during the low period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The
number of data bytes transferred between the START and the STOP conditions is not limited, and is
determined by the master device. The information is transferred byte-wise and each receiver
acknowledges with a ninth bit. Within the 2-wire bus specifications a standard mode (100kHz clock rate)
and a fast mode (400kHz clock rate) are defined.
Acknowledge:
Each receiving device, when addressed, is obliged to generate an acknowledge after the
reception of each byte. The master device must generate an extra clock pulse, which is associated with
this acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse.
Setup and hold times must be taken into account. A master must signal an end of data to the slave by not
generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the
slave must leave the data line HIGH to enable the master to generate the STOP condition.
Figure 5. 2-Wire Data Transfer Overview
相关PDF资料 |
PDF描述 |
|---|---|
| DS1372 | I2C, 32-Bit, Binary Counter Clock with 64-Bit ID |
| DS1374U-3 | I2C, 32-Bit Binary Counter Watchdog RTC with Trickle Charger and Reset Input/Output |
| DS1374U-33 | I2C, 32-Bit Binary Counter Watchdog RTC with Trickle Charger and Reset Input/Output |
| DS1374 | I2C, 32-Bit Binary Counter Watchdog RTC with Trickle Charger and Reset Input/Output |
| DS1374U-18 | I2C, 32-Bit Binary Counter Watchdog RTC with Trickle Charger and Reset Input/Output |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1371U/C01 | 制造商:Maxim Integrated Products 功能描述:SERIAL RTC USOP DEXCOM - Rail/Tube |
| DS1371U/T&R | 功能描述:实时时钟 I2C 32 bit Binary Counter RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| DS1371U+ | 功能描述:实时时钟 I2C 32 bit Binary Counter RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| DS1371U+ | 制造商:Maxim Integrated Products 功能描述:IC 32BIT BINARY COUNTER W/DOG CLK ?SOP-8 |
| DS1371U+C01 | 功能描述:实时时钟 I2C 32 bit Binary Counter RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。