- 您现在的位置：买卖IC网 > PDF目录9409 > DS1672U-33+ (Maxim Integrated Products)IC TIMEKEEPER 3.3V 32-BIT 8-USOP PDF资料下载
参数资料
| 型号： | DS1672U-33+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 4/15页 |
| 文件大小： | 0K |
| 描述： | IC TIMEKEEPER 3.3V 32-BIT 8-USOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 50 |
| 类型： | 二进制计数器 |
| 特点： | 涓流充电器 |
| 时间格式： | 二进制 |
| 数据格式： | 二进制 |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.97 V ~ 3.63 V |
| 电压 - 电源，电池： | 1.3 V ~ 3.63 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 8-uMAX |
| 包装： | 管件 |
| 产品目录页面： | 1436 (CN2011-ZH PDF) |
DS1672
12 of 15
Data valid: The state of the data line represents valid data when, after a START condition, the
data line is stable for the duration of the high period of the clock signal. The data on the line must
be changed during the low period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition.
The number of data bytes transferred between the START and the STOP conditions is not limited,
and is determined by the master device. The information is transferred byte-wise and each
receiver acknowledges with a ninth bit. Within the I
2C bus specifications a standard mode
(100kHz clock rate) and a fast mode (400kHz clock rate) are defined.
Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge
after the reception of each byte. The master device must generate an extra clock pulse that is
associated with this acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in
such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related
clock pulse. Of course, setup and hold times must be taken into account. A master must signal an
end of data to the slave by not generating an acknowledge bit on the last byte that has been
clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master
to generate the STOP condition.
Figures 7 and 8 detail how data transfer is accomplished on the I
2C bus. Depending upon the state of the
R/
W bit, two types of data transfer are possible:
1) Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the
master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge
bit after each received byte.
2) Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is
transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data
bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received
bytes other than the last byte. At the end of the last received byte, a “not acknowledge” is returned.
The master device generates all of the serial clock pulses and the START and STOP conditions. A
transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START
condition is also the beginning of the next serial transfer, the bus will not be released.
The DS1672 can operate in the following two modes:
1) Slave receiver mode (DS1672 write mode): Serial data and clock are received through SDA and
SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are
recognized as the beginning and end of a serial transfer. Address recognition is performed by
hardware after reception of the slave address and direction bit (Figure 7). The slave address byte is the
first byte received after the START condition is generated by the master. The slave address byte
contains the 7-bit DS1672 address, which is 1101000, followed by the direction bit (R/
W), which for
a write is a 0. After receiving and decoding the slave address byte the DS1672 outputs an
acknowledge on the SDA line. After the DS1672 acknowledges the slave address + write bit, the
master transmits a word address to the DS1672. This will set the register pointer on the DS1672, with
the DS1672 acknowledging the transfer. The master may then transmit zero or more bytes of data,
相关PDF资料 |
PDF描述 |
|---|---|
| MCP4542T-503E/MF | IC DGTL POT 50K 256TAPS 8-DFN |
| MS3451L20-15S | CONN RCPT 7POS CBL MNT W/SCKT |
| DS1672-33+ | IC TIMEKEEPER 3.3V 32-BIT 8-DIP |
| MCP4541T-104E/MF | IC DGTL POT 100K 128TAPS 8-DFN |
| DS1672S-33+ | IC TIMEKEEPER 3.3V 32-BIT 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1672U-33/T&R | 功能描述:实时时钟 I2C 32-Bit Binary Counter RTC RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| DS1672U-33/TR | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:I2C 32-Bit Binary Counter RTC |
| DS1672U-33+ | 功能描述:实时时钟 I2C 32-Bit Binary Counter RTC RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| DS1672U-33+T&R | 制造商:Maxim Integrated Products 功能描述:32 BIT COUNTER-USOP 3.3V T&R LFREE 制造商:Maxim Integrated Products 功能描述:REAL TIME CLOCK SERL 8USOP - Tape and Reel 制造商:Maxim Integrated Products 功能描述:REAL TIME CLOCK SERL 8USOP - Cut TR (SOS) 制造商:Maxim Integrated Products 功能描述:Maxim Integrated DS1672U-33+T&R Real Time Clocks (RTC) 制造商:Maxim Integrated Products 功能描述:IC TIMEKEEPER 3.3V 32-BIT 8-USOP 制造商:Maxim Integrated Products 功能描述:Real Time Clock I2C 32-Bit Binary Counter RTC |
| DS1672U-33+T&R | 功能描述:实时时钟 I2C 32-Bit Binary Counter RTC RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。