参数资料
| 型号： | DS1841N+T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 7/17页 |
| 文件大小： | 0K |
| 描述： | IC RES LOG NV I2C 10-TDFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 接片： | 128 |
| 电阻（欧姆）： | 22k |
| 电路数： | 1 |
| 温度系数： | 标准值 ±250 ppm/°C |
| 存储器类型： | 非易失 |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-WFDFN 裸露焊盘 |
| 供应商设备封装： | 10-TDFN-EP（3x3） |
| 包装： | 带卷 (TR) |
DS1841
Temperature-Controlled, NV, I2C,
Logarithmic Resistor
______________________________________________________________________________________
15
Writing multiple bytes to a slave: I2C write operations
of multiple bytes can also be performed. During a sin-
gle write sequence, up to 8 bytes in one page can be
written at one time. If more than eight bytes are trans-
mitted in the sequence, then only the last eight trans-
mitted bytes are stored. After the last physical memory
location in a particular page (8-byte page write), the
address counter automatically wraps back to the first
location in the same page for subsequent byte write
operations.
Acknowledge polling: Any time a EEPROM byte is
written, the DS1841 requires the EEPROM write time
(tW) after the STOP condition to write the contents of
the byte to EEPROM. During the EEPROM write time,
the device does not acknowledge its slave address
because it is busy. It is possible to take advantage of
this phenomenon by repeatedly addressing the
DS1841, which allows communication to continue as
soon as the DS1841 is ready. The alternative to
acknowledge polling is to wait for a maximum period of
tW to elapse before attempting to access the device.
Reading a single byte from a slave: Unlike the write
operation that uses the specified memory address byte
to define where the data is to be written, the read opera-
tion occurs at the present value of the memory address
counter. To read a single byte from the slave, the master
generates a START condition, writes the slave address
byte with R/W = 1, reads the data byte with a NACK to
indicate the end of the transfer, and generates a STOP
condition. However, since requiring the master to keep
track of the memory address counter is impractical, the
following method should be used to perform reads from
a specified memory location.
Reading multiple bytes from a slave: The read opera-
tion can be used to read multiple bytes with a single
transfer. When reading bytes from the slave, the master
simply ACKs the data byte if it desires to read another
byte before terminating the transaction. After the master
reads the last byte it must NACK to indicate the end of
the transfer and generates a STOP condition. During a
single read sequence of multiple bytes, after the last
address counter position of FFh is accessed, the
address counter automatically wraps back to the first
location, 00h. Read operations can continue indefinitely.
Manipulating the address counter for reads: A
dummy write cycle can be used to force the address
counter to a particular value. To do this the master gen-
erates a START condition, writes the slave address
byte (R/W = 0), writes the memory address where it
desires to read, generates a repeated START condi-
SLAVE
ADDRESS*
START
0
1
0
1
0
A1
A0
R/W
SLAVE
ACK
SLAVE
ACK
SLAVE
ACK
MSB
LSB
MSB
LSB
MSB
LSB
b7
b6
b5
b4
b3
b2
b1
b0
READ/
WRITE
REGISTER ADDRESS
b7
b6
b5
b4
b3
b2
b1
b0
DATA
STOP
SINGLE-BYTE WRITE
-WRITE CONTROL
REGISTER 0 TO 00h
SINGLE-BYTE READ
-READ TEMPERATURE
REGISTER
TWO-BYTE WRITE
- WRITE LUT VALUES FOR
REGISTERS 80h AND 81h
START
REPEATED
START
51h
DATA
MASTER
NACK
STOP
0 1010000
00001 100
0Ch
01010 001
0 1010000
0000 0 010
50h
02h
STOP
TEMP
EXAMPLE I2C TRANSACTIONS (WHEN A0 AND A1 ARE CONNECTED TO GND)
TYPICAL I2C WRITE TRANSACTION
*THE SLAVE ADDRESS IS DETERMINED BY ADDRESS PINS A0 AND A1.
00 000 000
50h
A)
B)
C)
SLAVE
ACK
SLAVE
ACK
SLAVE
ACK
SLAVE
ACK
SLAVE
ACK
SLAVE
ACK
START 0 1010000
10000 000
50h
80h
STOP
40h
0 10 0 0 0 0 0
SLAVE
ACK
SLAVE
ACK
SLAVE
ACK
50h
0 10 1 0 0 0 0
SLAVE
ACK
TWO-BYTE READ
- READ LUT REGISTERS
80h AND 81h
D)
START 0 1010000
10000 000
50h
80h
STOP
SLAVE
ACK
SLAVE
ACK
SLAVE
ACK
MASTER
ACK
51h
0 10 1 0 0 0 1
DATA
MASTER
ACK
REG81h
REG80h
REPEATED
START
Figure 4. I2C Communication Examples
相关PDF资料 |
PDF描述 |
|---|---|
| MS3108E28-11S | CONN PLUG 22POS RT ANG W/SCKT |
| IDT72V71643DAG | IC DGTL SW 4096X4096 144-TQFP |
| IDT72V71643DA | IC DGTL SW 4096X4096 144-TQFP |
| DS1881E-050+T&R | IC DGTL POT NV 2CH 45K 16TSSOP |
| IDT72V70840DA | IC DGTL SW 4096X4096 144-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1841T+ | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Temperature-Controlled, NV, I2C, Logarithmic Resistor |
| DS1841T+T&R | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Temperature-Controlled, NV, I2C, Logarithmic Resistor |
| DS1841T+TR | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Temperature-Controlled, NV, I2C, Logarithmic Resistor |
| DS1841X | 功能描述:数字电位计 IC Temp-Cntrlld NV I2C Logarithmic Resistor RoHS:否 制造商:Maxim Integrated 电阻:200 Ohms 温度系数:35 PPM / C 容差:25 % POT 数量:Dual 每 POT 分接头:256 弧刷存储器:Volatile 缓冲刷: 数字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作电源电压:1.7 V to 5.5 V 电源电流:27 uA 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-16 封装:Reel |
| DS1842 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:76V, APD, Bias Output Stage with Current Monitoring |
发布紧急采购，3分钟左右您将得到回复。