- 您现在的位置：买卖IC网 > PDF目录9169 > DS1859B-020+ (Maxim Integrated Products)IC RES TEMP 20/20K W/3MON 16-BGA PDF资料下载
参数资料
| 型号： | DS1859B-020+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 20/28页 |
| 文件大小： | 0K |
| 描述： | IC RES TEMP 20/20K W/3MON 16-BGA |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 接片： | 256 |
| 电阻（欧姆）： | 20k |
| 电路数： | 2 |
| 温度系数： | 标准值 50 ppm/°C |
| 存储器类型： | 非易失 |
| 接口： | I²C（设备位址） |
| 电源电压： | 2.85 V ~ 5.5 V |
| 工作温度： | -40°C ~ 95°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-LBGA，CSPBGA |
| 供应商设备封装： | 16-CSBGA（4x4） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页
DS1859
Dual, Temperature-Controlled Resistors with
Internally Calibrated Monitors
____________________________________________________________________
27
the data line while the clock line is high will be
interpreted as control signals.
Accordingly, the following bus conditions have been
defined:
Bus not busy: Both data and clock lines remain high.
Start data transfer: A change in the state of the data
line from high to low while the clock is high defines a
START condition.
Stop data transfer: A change in the state of the data
line from low to high while the clock line is high defines
the STOP condition.
Data valid: The state of the data line represents valid
data when, after a START condition, the data line is sta-
ble for the duration of the high period of the clock signal.
The data on the line can be changed during the low peri-
od of the clock signal. There is one clock pulse per bit of
data. Figures 5 and 6 detail how data transfer is accom-
plished on the 2-wire bus. Depending on the state of the
R/W bit, two types of data transfer are possible.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
data bytes transferred between START and STOP con-
ditions is not limited and is determined by the master
device. The information is transferred byte-wise and
each receiver acknowledges with a ninth bit.
Within the bus specifications, a standard mode
(100kHz clock rate) and a fast mode (400kHz clock
rate) are defined. The DS1859 works in both modes.
Acknowledge: Each receiving device, when addressed,
is obliged to generate an acknowledge after the byte
has been received. The master device must generate an
extra clock pulse, which is associated with this acknowl-
edge bit.
A device that acknowledges must pull down the SDA line
during the acknowledge clock pulse in such a way that
the SDA line is a stable low during the high period of the
acknowledge-related clock pulse. Setup and hold times
must be taken into account. A master must signal an end
of data to the slave by not generating an acknowledge bit
on the last byte that has been clocked out of the slave. In
this case, the slave must leave the data line high to
enable the master to generate the STOP condition.
1)
Data transfer from a master transmitter to a
slave receiver. The first byte transmitted by the
master is the command/control byte. Next follows
a number of data bytes. The slave returns an
acknowledge bit after each received byte.
2)
Data transfer from a slave transmitter to a mas-
ter receiver. The master transmits the first byte
(the command/control byte) to the slave. The
slave then returns an acknowledge bit. Next fol-
lows a number of data bytes transmitted by the
slave to the master. The master returns an
acknowledge bit after all received bytes other
than the last byte. At the end of the last received
byte, a not acknowledge can be returned.
The master device generates all serial clock pulses and
the START and STOP conditions. A transfer is ended with
a STOP condition or with a repeated START condition.
Since a repeated START condition is also the beginning
of the next serial transfer, the bus is not released.
The DS1859 can operate in the following three modes:
1)
Slave Receiver Mode: Serial data and clock are
received through SDA and SCL, respectively. After
each byte is received, an acknowledge bit is trans-
mitted. START and STOP conditions are recog-
nized as the beginning and end of a serial transfer.
Address recognition is performed by hardware
after the slave (device) address and direction bit
have been received.
2)
Slave Transmitter Mode: The first byte is
received and handled as in the slave receiver
mode. However, in this mode the direction bit
indicates that the transfer direction is reversed.
Serial data is transmitted on SDA by the DS1859,
while the serial clock is input on SCL. START and
STOP conditions are recognized as the beginning
and end of a serial transfer.
3)
Slave Address: Command/control byte is the first
byte received following the START condition from
the master device. The command/control byte
consists of 4-bit control code. They are used by
the master device to select which of eight possi-
ble devices on the bus is to be accessed. When
reading or writing to the DS1859, the device-
select bits must match one of two valid device
addresses, 00h or the address registered in Table
01 location 8Ch. The last bit of the command/con-
trol byte (R/W) defines the operation to be per-
formed. When set to a ‘1’ a read operation is
selected, and when set to a ‘0’ a write operation is
selected. The slave address can be set by the
EEPROM. Following the START condition, the
DS1859 monitors the SDA bus checking the
device type identifier being transmitted. Upon
receiving the 1010 control code, the appropriate
device address bits, and the read/write bit, the
slave device outputs an acknowledge signal on
the SDA line.
相关PDF资料 |
PDF描述 |
|---|---|
| DS1806E-010+T&R | IC POT DIG SEXTET 10K 20-TSSOP |
| EL4585CSZ | IC PLL VIDEO GP 36MHZ 16-SOIC |
| 7WB3305AMX1TCG | IC TRANSLATOR 2BIT BUS SW 8LLGA |
| DS1806E-100+T&R | IC POT DIG SEXTET 100K 20-TSSOP |
| VI-BW2-MY-F3 | CONVERTER MOD DC/DC 15V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1859B-020+ | 功能描述:数字电位计 IC Dual Temp-Controlled Resistors RoHS:否 制造商:Maxim Integrated 电阻:200 Ohms 温度系数:35 PPM / C 容差:25 % POT 数量:Dual 每 POT 分接头:256 弧刷存储器:Volatile 缓冲刷: 数字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作电源电压:1.7 V to 5.5 V 电源电流:27 uA 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-16 封装:Reel |
| DS1859B-020+T&R | 制造商:Maxim Integrated Products 功能描述:DGTL POTENTIOMETER 256POS 20KOHM DUAL 16CSBGA - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC RES TEMP 20/20K W/3MON 16-BGA |
| DS1859B-020+T&R | 功能描述:数字电位计 IC Dual Temp-Controlled Resistors RoHS:否 制造商:Maxim Integrated 电阻:200 Ohms 温度系数:35 PPM / C 容差:25 % POT 数量:Dual 每 POT 分接头:256 弧刷存储器:Volatile 缓冲刷: 数字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作电源电压:1.7 V to 5.5 V 电源电流:27 uA 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-16 封装:Reel |
| DS1859B-020-W | 功能描述:数字电位计 IC RoHS:否 制造商:Maxim Integrated 电阻:200 Ohms 温度系数:35 PPM / C 容差:25 % POT 数量:Dual 每 POT 分接头:256 弧刷存储器:Volatile 缓冲刷: 数字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作电源电压:1.7 V to 5.5 V 电源电流:27 uA 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-16 封装:Reel |
| DS1859B-050 | 功能描述:数字电位计 IC RoHS:否 制造商:Maxim Integrated 电阻:200 Ohms 温度系数:35 PPM / C 容差:25 % POT 数量:Dual 每 POT 分接头:256 弧刷存储器:Volatile 缓冲刷: 数字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作电源电压:1.7 V to 5.5 V 电源电流:27 uA 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-16 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。