![](http://datasheet.mmic.net.cn/Maxim-Integrated-Products/DS1859E-015-_datasheet_96968/DS1859E-015-_4.png)
DS1859
Dual, Temperature-Controlled Resistors with
Internally Calibrated Monitors
4
_____________________________________________________________________
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Fast mode (Note 9)
0
400
SCL Clock Frequency
fSCL
Standard mode (Note 9)
0
100
kHz
Fast mode (Note 9)
1.3
Bus Free Time Between STOP and
START Condition
tBUF
Standard mode (Note 9)
4.7
s
Fast mode (Notes 9, 10)
0.6
Hold Time (Repeated)
START Condition
tHD:STA
Standard mode (Notes 9, 10)
4.0
s
Fast mode (Note 9)
1.3
LOW Period of SCL Clock
tLOW
Standard mode (Note 9)
4.7
s
Fast mode (Note 9)
0.6
HIGH Period of SCL Clock
tHIGH
Standard mode (Note 9)
4.0
s
Fast mode (Notes 9, 11, 12)
0
0.9
Data Hold Time
tHD:DAT
Standard mode (Notes 9, 11, 12)
0
s
Fast mode (Note 9)
100
Data Setup Time
tSU:DAT
Standard mode (Note 9)
250
ns
Fast mode (Note 9)
0.6
START Setup Time
tSU:STA
Standard mode (Note 9)
4.7
s
Fast mode (Note 13)
20 + 0.1CB
300
Rise Time of Both SDA and SCL
Signals
tR
Standard mode (Note 13)
20 + 0.1CB
1000
ns
Fast mode (Note 13)
20 + 0.1CB
300
Fall Time of Both SDA and SCL
Signals
tF
Standard mode (Note 13)
20 + 0.1CB
300
ns
Fast mode
0.6
Setup Time for STOP Condition
tSU:STO
Standard mode
4.0
s
Capacitive Load for Each Bus Line
CB
(Note 13)
400
pF
EEPROM Write Time
tW
(Note 14)
10
20
ms
AC ELECTRICAL CHARACTERISTICS
(VCC = 2.85V to 5.5V, TA = -40°C to +95°C, unless otherwise noted. See Figure 6.)
Note 1:
All voltages are referenced to ground.
Note 2:
I/O pins of fast-mode devices must not obstruct the SDA and SCL lines if VCC is switched off.
Note 3:
SDA and SCL are connected to VCC and all other input signals are connected to well-defined logic levels.
Note 4:
Full Scale is user programmable. The maximum voltage that the MON inputs read is approximately Full Scale, even if the volt-
age on the inputs is greater than Full Scale.
Note 5:
This voltage defines the maximum range of the analog-to-digital converter voltage, not the maximum VCC voltage.
Note 6:
Absolute linearity is the difference of measured value from expected value at DAC position. The expected value is a
straight line from measured minimum position to measured maximum position.
Note 7:
Relative linearity is the deviation of an LSB DAC setting change vs. the expected LSB change. The expected LSB change
is the slope of the straight line from measured minimum position to measured maximum position.
Note 8:
See the Typical Operating Characteristics.
Note 9:
A fast-mode device can be used in a standard-mode system, but the requirement tSU:DAT > 250ns must then be met. This
is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the
LOW period of the SCL signal, it must output the next data bit to the SDA line tRMAX + tSU:DAT = 1000ns + 250ns = 1250ns
before the SCL line is released.