- 您现在的位置：买卖IC网 > PDF目录97865 > DS1986-F5 (DALLAS SEMICONDUCTOR) 64K X 1 OTPROM, MADB2 PDF资料下载
参数资料
| 型号： | DS1986-F5 |
| 厂商： | DALLAS SEMICONDUCTOR |
| 元件分类： | Programmable ROM |
| 英文描述： | 64K X 1 OTPROM, MADB2 |
| 封装： | MICROCAN-2 |
| 文件页数： | 5/27页 |
| 文件大小： | 548K |
| 代理商： | DS1986-F5 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
DS1986
13 of 27
shifting the command byte into the cleared CRC generator, followed by the two address bytes and the
Redirection Byte. Subsequent passes through the Extended Read Memory flow chart will generate a 16-
bit CRC that is the result of clearing the CRC generator and then shifting in the Redirection Byte only.
After the 16-bit CRC of the last page is read, the bus master will receive logical 1s from the DS1986 until
a Reset Pulse is issued. The Extended Read Memory command sequence can be exited at any point by
issuing a Reset Pulse.
WRITING EPROM MEMORY
The DS1986 has two independent EPROM memory fields, Data Memory and Status Memory. The
function flow for writing either field is almost identical. After the appropriate write command has been
issued, the bus master will send a two-byte starting address (TA1=(T7:T0), TA2=(T15:T8)) and a byte of
data (D7:D0). A 16-bit CRC of the command byte, address bytes, and data byte is computed by the
DS1986 and read back by the bus master to confirm that the correct command word, starting address, and
data byte were received.
If the CRC read by the bus master is incorrect, a Reset Pulse must be issued and the entire sequence must
be repeated. If the CRC received by the bus master is correct, a programming pulse (12 volts on the 1-
Wire bus for 480
s) is issued by the bus master. Prior to programming, the entire EPROM memory field
will appear as logical 1s. For each bit in the data byte provided by the bus master that is set to a logical 0,
the corresponding bit in the selected byte of the EPROM memory is programmed to a logical 0 after the
programming pulse has been applied.
After the 480
s programming pulse is applied and the data line returns to the idle level (5 Volts), the bus
master issues eight read time slots to verify that the appropriate bits have been programmed. The DS1986
responds with the data from the selected EPROM address sent least significant bit first. This byte contains
the bitwise logical AND of all data ever written to this address. If the EPROM byte contains 1s in bit
positions where the byte issued by the master contained 0s, a Reset Pulse should be issued and the current
byte address should be programmed again. If the DS1986 EPROM byte contains 0s in the same bit
positions as the data byte, the programming was successful and the DS1986 will automatically increment
its address counter to select the next byte in the EPROM memory field. The new two-byte address will
also be loaded into the 16-bit CRC generator as a starting value. The bus master will issue the next byte
of data using eight write time slots.
As the DS1986 receives this byte of data into the scratchpad, it also shifts the data into the CRC generator
that has been preloaded with the current address and the result is a 16-bit CRC of the new data byte and
the new address. After supplying the data byte, the bus master will read this 16-bit CRC from the DS1986
with sixteen read time slots to confirm that the address incremented properly and the data byte was
received correctly. If the CRC is incorrect, a Reset Pulse must be issued and the write sequence must be
restarted. If the CRC is correct, the bus master will issue a programming pulse and the selected byte in
memory will be programmed.
Note that the initial pass through the write flow chart will generate an 16-bit CRC value that is the result
of shifting the command byte into the CRC generator, followed by the two address bytes, and finally the
data byte. Subsequent passes through the write flow chart due to the DS1986 automatically incrementing
its address counter will generate a 16-bit CRC that is the result of loading (not shifting) the new
(incremented) address into the CRC generator and then shifting in the new data byte.
For both of these cases, the decision to continue (to apply a program pulse to the DS1986) is made
entirely by the bus master, since the DS1986 will not be able to determine if the 16-bit CRC calculated by
相关PDF资料 |
PDF描述 |
|---|---|
| DS1991L-F5 | SPECIALTY MEMORY CIRCUIT, MEDB2 |
| DS1994L-F5 | SPECIALTY MEMORY CIRCUIT, MRDB2 |
| DS1993L-F5 | SPECIALTY MEMORY CIRCUIT, MRDB2 |
| DS1992L-F5 | SPECIALTY MEMORY CIRCUIT, MRDB2 |
| DS1996L-F5 | SPECIALTY MEMORY CIRCUIT, MADB2 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1986-F5# | 功能描述:iButton RoHS:否 存储类型:SRAM 存储容量:512 B 组织: 工作电源电压:3 V to 5.25 V 接口类型:1-Wire 最大工作温度:+ 85 C 尺寸:17.35 mm x 5.89 mm 封装 / 箱体:F5 MicroCan 制造商:Maxim Integrated |
| DS1986-F5+ | 功能描述:iButton RoHS:否 存储类型:SRAM 存储容量:512 B 组织: 工作电源电压:3 V to 5.25 V 接口类型:1-Wire 最大工作温度:+ 85 C 尺寸:17.35 mm x 5.89 mm 封装 / 箱体:F5 MicroCan 制造商:Maxim Integrated |
| DS1986U | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UniqueWare iButton |
| DS1990 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Serial Number iButton |
| DS1990A | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Serial Number iButton |
发布紧急采购，3分钟左右您将得到回复。