- 您现在的位置：买卖IC网 > PDF目录11607 > DS2175S/T&R (Maxim Integrated Products)IC ELASTIC STORE T1/CEPT 16-SOIC PDF资料下载
参数资料
| 型号： | DS2175S/T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 7/12页 |
| 文件大小： | 0K |
| 描述： | IC ELASTIC STORE T1/CEPT 16-SOIC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1,000 |
| 类型： | 存储器 |
| Tx/Rx类型： | T1/CEPT |
| 延迟时间： | 100ns |
| 电容 - 输入： | 5pF |
| 电源电压： | 4.5 V ~ 5.5 V |
| 电流 - 电源： | 9mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC W |
| 包装： | 带卷 (TR) |
DS2175
4 of 12
SLIP CORRECTION CAPABILITY
The 2–frame buffer depth is adequate for T–carrier and CEPT applications where short term jitter
synchronization, rather than correction of significant frequency differences, is required. The DS2175
provides an ideal balance between total delay (less than 250 microse-conds at its full depth) and slip
correction capability.
BUFFER RECENTERING
Many applications require that the buffer be recentered during system power–up and/or initialization.
Forcing
ALN low recenters the buffer on the occurrence of the next frame sync boundary. A slip will
occur during this recentering if the buffer depth is adjusted. If the depth is presently optimum, no
adjustment (slip) occurs.
SLIP REPORTING
SLIP is held low for 65 SYSCLK cycles when a slip occurs. SLIP is an active–low, open collector
output. FSD indicates slip direction. When low (buffer empty) a frame of data was “repeated” at SSER
during the previous slip. When high (buffer full), a frame of data was “deleted”. FSD is updated at every
slip occurrence.
BUFFER DEPTH MONITORING
SMSYNC is a system side output pulse which indicates system side multiframe boundaries. The distance
between rising edges of RMSYNC and SMSYNC indicates the current buffer depth. Impending slip
conditions may be determined by monitoring RMSYNC and SMSYNC real time. SMSYNC is held high
for 65 SYSCLK periods.
CLOCK SELECT
Receive and system side clock frequencies are independently selectable by inputs RCLKSEL and
SCLKSEL. 1.544 MHz is selected when RCLKSEL (SCLKSEL) = 0; 2.048 MHz is selected when
RCLKSEL (SCLKSEL) = 1. In 1.544 MHz (receive) to 1.544 MHz (system) applications, the F-bit
position is passed through the receive buffer and presented at SSER immediately after the rising edge of
the system side frame sync. The F–bit position is forced to 1 in 2.048 MHz to 1.544 MHz applications.
No F–bit position exists in 2.048 MHz system side applications.
PARALLEL COMPATIBILITY
The DS2175 is compatible with parallel and serial backplanes. Channel 1 data appears at SSER after a
rising edge at SFSYNC (serial applications, S/ P = 1). The device utilizes a look–ahead circuit in parallel
applications (S/ P = 0), and presents data 8 clocks early as shown in Figures 4 and 5. Converting SSER to
a parallel format requires an HC595 shift register.
相关PDF资料 |
PDF描述 |
|---|---|
| DS2175+ | IC ELASTIC STORE T1/CEPT 16-DIP |
| DS2175 | IC ELASTIC STORE T1/CEPT 16-DIP |
| 141-0694-012 | CONN PLUG SMA SLD W/O CONT RG402 |
| 141-0693-062 | CONN PLUG SMA STR SLD RG-405 |
| ISL33003IUZ-T | IC BUS BUFF HOTSWAP 2WR 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2176 | 功能描述:网络控制器与处理器 IC T1 Receive Buffer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2176+ | 功能描述:网络控制器与处理器 IC T1 Receive Buffer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2176IND | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| DS2176N | 功能描述:网络控制器与处理器 IC T1 Receive Buffer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2176Q | 功能描述:网络控制器与处理器 IC T1 Receive Buffer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。