- 您现在的位置：买卖IC网 > PDF目录11711 > DS2406 (Maxim Integrated Products)IC SW DL ADDRESS W/1K MEM TO-92 PDF资料下载
参数资料
| 型号： | DS2406 |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 16/32页 |
| 文件大小： | 0K |
| 描述： | IC SW DL ADDRESS W/1K MEM TO-92 |
| 标准包装： | 1 |
| 应用： | 遥控，遥测 |
| 接口： | 1 线 |
| 电源电压： | 2.8 V ~ 6 V |
| 封装/外壳： | TO-226-3、TO-92-3 标准主体 |
| 供应商设备封装： | TO-92-3 |
| 包装： | 管件 |
| 安装类型： | 通孔 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
DS2406
23 of 32
1-WIRE SIGNALING
The DS2406 requires strict protocols to ensure data integrity. The protocol consists of five types of
signaling on one line: Reset Sequence with Reset Pulse and Presence Pulse, Write 0, Write 1, Read Data,
and Program Pulse. Except for the presence pulse the bus master initiates all these signals.
The initialization sequence required to begin any communication with the DS2406 is shown in Figure 14.
A reset pulse followed by a presence pulse indicates the DS2406 is ready to send or receive data. The bus
master transmits (TX) a reset pulse (tRSTL, minimum 480s). The bus master then releases the line and
goes into receive mode (RX). The 1-Wire bus is pulled to a high state via the pull-up resistor. After
detecting the rising edge on the data pin, the DS2406 waits (tPDH, 15-60s) and then transmits the
presence pulse (tPDL, 60-240s).
INITIALIZATION PROCEDURE “RESET AND PRESENCE PULSES” Figure 14
RESISTOR
MASTER
DS2406
MASTER RX "PRESENCE PULSE"
480 s ≤ tRSTL < ∞*
480 s ≤ tRSTH < ∞ (includes recovery time)
15 s ≤ tPDH < 60 s
60 ≤ t
PDL < 240 s
MASTER TX
"RESET PULSE"
VPULLUP
VPULLUP MIN
VIH MIN
VIL MAX
0V
tRSTH
tRSTL
tPDH
tPDL
tR
* In order not to mask interrupt signaling by other devices on the 1-Wire bus, tRSTL + tR should
always be less than 960s. In a parasitically powered environment tRSTL should be limited to
maximum 5ms. Otherwise the DS2406 may perform a power-on reset.
READ/WRITE TIME SLOTS
The definitions of write and read time slots are illustrated in Figure 15. The master initiates all time slots
by driving the data line low. The falling edge of the data line synchronizes the DS2406 to the master by
triggering an internal delay circuit. During write time slots, the delay circuit determines when the DS2406
will sample the data line. For a read data time slot, if a “0” is to be transmitted, the delay circuit
determines how long the DS2406 will hold the data line low. If the data bit is a “1”, the DS2406 will not
hold the data line low at all.
相关PDF资料 |
PDF描述 |
|---|---|
| DS1481S | IC BUS MASTER 1 WIRE 14-SOIC |
| DS2490S | IC BRIDGE CLIP USB TO 1-W 24SOIC |
| V24B5H150BL2 | CONVERTER MOD DC/DC 5V 150W |
| D38999/26JD5PA | CONN PLUG 5POS STRAIGHT W/PINS |
| V24B5H150BF3 | CONVERTER MOD DC/DC 5V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2406/R | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Dual Addressable Switch Plus 1kbit Memory |
| DS2406/T | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Dual Addressable Switch Plus 1kbit Memory |
| DS2406/T&R | 功能描述:接口 - 专用 RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| DS2406/TR | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
| DS2406_07 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Dual Addressable Switch Plus 1kbit Memory |
发布紧急采购，3分钟左右您将得到回复。