参数资料
| 型号： | DS2502S+T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 10/24页 |
| 文件大小： | 0K |
| 描述： | IC OTP 1KBIT 8SOIC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 格式 - 存储器： | EPROMs |
| 存储器类型： | EPROM OTP |
| 存储容量： | 1K（1K x 1） |
| 接口： | 1 线 串行 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 带卷 (TR) |
DS2502
READ MEMORY [F0h]
The Read Memory command is used to read data from the 1024-bit EPROM data field. The bus master
follows the command byte with a 2-byte address (TA1=(T7:T0), TA2=(T15:T8)) that indicates a starting
byte location within the data field. An 8-bit CRC of the command byte and address bytes is computed by
the DS2502 and read back by the bus master to confirm that the correct command word and starting
address were received. If the CRC read by the bus master is incorrect, a reset pulse must be issued and the
entire sequence must be repeated. If the CRC received by the bus master is correct, the bus master issues
read time slots and receives data from the DS2502 starting at the initial address and continuing until the
end of the 1024-bit data field is reached or until a reset pulse is issued. If reading occurs through the end
of memory space, the bus master may issue eight additional read time slots and the DS2502 will respond
with a 8-bit CRC of all data bytes read from the initial starting byte through the last byte of memory.
After the CRC is received by the bus master, any subsequent read time slots will appear as logical 1s until
a reset pulse is issued. Any reads ended by a reset pulse prior to reaching the end of memory will not have
the 8-bit CRC available.
Typically a 16-bit CRC would be stored with each page of data to ensure rapid, error-free data transfers
that eliminate having to read a page multiple times to determine if the received data is correct or not. (See
Application Note 114 for the recommended file structure.) If CRC values are imbedded within the data, a
reset pulse may be issued at the end of memory space during a Read Memory command.
READ STATUS [AAh]
The Read Status command is used to read data from the EPROM Status data field. The bus master
follows the command byte with a 2-byte address (TA1=(T7:T0), TA2=(T15:T8)) that indicates a starting
byte location within the data field. An 8-bit CRC of the command byte and address bytes is computed by
the DS2502 and read back by the bus master to confirm that the correct command word and starting
address were received. If the CRC read by the bus master is incorrect, a reset pulse must be issued and the
entire sequence must be repeated. If the CRC received by the bus master is correct, the bus master issues
read time slots and receives data from the DS2502 starting at the supplied address and continuing until
the end of the EPROM Status data field is reached. At that point the bus master will receive an 8-bit CRC
that is the result of shifting into the CRC generator all of the data bytes from the initial starting byte
through the final factory-programmed byte that contains the 00h value.
This feature is provided since the EPROM Status information may change over time making it impossible
to program the data once and include an accompanying CRC that will always be valid. Therefore, the
Read Status command supplies a 8-bit CRC that is based on and always is consistent with the current data
stored in the EPROM Status data field.
After the 8-bit CRC is read, the bus master will receive logical 1s from the DS2502 until a reset pulse is
issued. The Read Status command sequence can be ended at any point by issuing a reset pulse.
READ DATA/GENERATE 8-BIT CRC [C3h]
The Read Data/Generate 8-bit CRC command is used to read data from the 1024-bit EPROM data field.
The bus master follows the command byte with a 2-byte address (TA1=(T7:T0), TA2=(T15:T8)) that
indicates a starting byte location within the data field. An 8-bit CRC of the command byte and address
bytes is computed by the DS2502 and read back by the bus master to confirm that the correct command
word and starting address were received. If the CRC read by the bus master is incorrect, a reset pulse
must be issued and the entire sequence must be repeated. If the CRC received by the bus master is
correct, the bus master issues read time slots and receives data from the DS2502 starting at the initial
address and continuing until the end of a 32-byte page is reached. At that point the bus master will send
相关PDF资料 |
PDF描述 |
|---|---|
| AYF534965 | CONN SOCKET FPC 0.5MM 49POS SMD |
| DS2430A+T&R | IC EEPROM 256BIT TO92-3 |
| AYF534865 | CONN SOCKET FPC 0.5MM 48POS SMD |
| DS2502G+U | IC ADD-ONLY MEMORY 1KB SFN |
| DS2502G+T&R | IC OTP 1KBIT 2SFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2502S-UNW | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:UniqueWare Add-Only Memory |
| DS2502S-UNW-115F/T&R | 功能描述:可擦除可编程ROM RoHS:否 制造商:Maxim Integrated 类型: 存储容量:1024 bit 组织:1 K x 1 接口类型: 工作电流:5 uA 编程电压: 工作电源电压:2.8 V to 6 V 最大工作温度:+ 85 C 安装风格:Through Hole 封装 / 箱体:TO-92 |
| DS2502S-UNW-PPPP | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:UniqueWare Add-Only Memory |
| DS2502T | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:1 kbit Add-Only Memory |
| DS2502TR+T&R | 制造商:Maxim Integrated Products 功能描述:EEPROM SERL-1WIRE 1KBIT 4PAGES X 256 3.3V/5V 3PIN TO-92 - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。