- 您现在的位置：买卖IC网 > PDF目录17133 > DS2760BX-025/T&R (Maxim Integrated Products)IC BATT MON LI-ION HP FLIPCHIP PDF资料下载
参数资料
| 型号： | DS2760BX-025/T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 20/25页 |
| 文件大小： | 0K |
| 描述： | IC BATT MON LI-ION HP FLIPCHIP |
| 标准包装： | 10,000 |
| 功能： | 电池监控器 |
| 电池化学： | 锂离子（Li-Ion） |
| 电源电压： | 2.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 12-UFBGA，FCBGA |
| 供应商设备封装： | 12-覆晶 |
| 包装： | 带卷 (TR) |
DS2760
I/O SIGNALING
The 1-Wire bus requires strict signaling protocols to insure data integrity. The four protocols used by the
DS2760 are: the initialization sequence (Reset Pulse followed by Presence Pulse), Write 0, Write 1, and
Read Data. All of these types of signaling except the Presence Pulse are initiated by the bus master.
The initialization sequence required to begin any communication with the DS2760 is shown in Figure 17.
A Presence Pulse following a Reset Pulse indicates the DS2760 is read to accept a Net Address
Command. The bus master transmits (Tx) a Reset Pulse for t RSTL . The bus master then releases the line
and goes into receive mode (Rx). The 1-Wire bus line is then pulled high by the pull-up resistor. After
detecting the rising edge on the DQ pin, the DS2760 waits for t PDH and then transmits the Presence Pulse
for t PDL .
1-WIRE INITIALIZATION SEQUENCE Figure 17
t RSTL
t PDH
t PDL
t RSTH
PACK+
DQ
PACK–
LINE TYPE LEGEND:
Bus master active low
Both bus master and
DS2760 active low
Resistor pullup
DS2760 active low
WRITE TIME SLOTS
A write time slot is initiated when the bus master pulls the 1-Wire bus from a logic high (inactive) level to
a logic low level. There are two types of write time slots: Write 1 and Write 0. All write time slots must
be t SLOT (60 m s to 120 m s) in duration with a 1 m s minimum recovery time, t REC , between cycles. The
DS2760 samples the 1-Wire bus line between 15 m s and 60 m s after the line falls. If the line is high when
sampled, a Write 1 occurs. If the line is low when sampled, a Write 0 occurs (see Figure 18). For the bus
master to generate a Write 1 time slot, the bus line must be pulled low and then released, allowing the line
to be pulled high within 15 m s after the start of the write time slot. For the host to generate a Write 0 time
slot, the bus line must be pulled low and held low for the duration of the write time slot.
READ TIME SLOTS
A read time slot is initiated when the bus master pulls the 1-Wire bus line from a logic high level to a
logic low level. The bus master must keep the bus line low for at least 1 m s and then release it to allow the
DS2760 to present valid data. The bus master can then sample the data t RDV (15 m s) from the start of the
read time slot. By the end of the read time slot, the DS2760 releases the bus line and allows it to be
pulled high by the external pull-up resistor. All read time slots must be t SLOT (60 m s to 120 m s) in duration
with a 1 m s minimum recovery time, t REC , between cycles. See Figure 18 for more information.
20
相关PDF资料 |
PDF描述 |
|---|---|
| DS1259SN/T&R | IC BATTERY MANAGER IND 16-SOIC |
| VE-J7H-EZ | CONVERTER MOD DC/DC 52V 25W |
| GCM08DTAT-S189 | CONN EDGECARD 16POS R/A .156 SLD |
| 0210490835 | CABLE JUMPER 1.25MM .051M 15POS |
| RBM06DSAI | CONN EDGECARD 12POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2760E | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:High Precision Li-Ion Battery Monitor |
| DS2760E-025 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:High Precision Li-Ion Battery Monitor |
| DS2760E8000001/T&R | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS2760EA | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:High Precision Li-Ion Battery Monitor |
| DS2760EA-025 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:High Precision Li-Ion Battery Monitor |
发布紧急采购，3分钟左右您将得到回复。