- 您现在的位置：买卖IC网 > PDF目录10923 > DS80C323-QND+T&R (Maxim Integrated Products)IC MCU HI SPEED 18MHZ IND 44PLCC PDF资料下载
参数资料
| 型号： | DS80C323-QND+T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 7/38页 |
| 文件大小： | 0K |
| 描述： | IC MCU HI SPEED 18MHZ IND 44PLCC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 500 |
| 系列： | 80C |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 18MHz |
| 连通性： | EBI/EMI，SIO，UART/USART |
| 外围设备： | 电源故障复位，WDT |
| 输入/输出数： | 32 |
| 程序存储器类型： | ROMless |
| RAM 容量： | 256 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 44-LCC（J 形引线） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
DS80C320/DS80C323 High-Speed/Low-Power Microcontrollers
15 of 38
POWER-FAIL RESET
The DS80C320/DS80C323 incorporate a precision bandgap voltage reference to determine when VCC is
out of tolerance. While powering up, internal circuits will hold the device in a reset state until VCC rises
above the VRST reset threshold. Once VCC is above this level, the oscillator will begin running. An internal
reset circuit will then count 65,536 clocks to allow time for power and the oscillator to stabilize. The
microcontroller will then exit the reset condition. No external components are needed to generate a power
on reset. During power-down or during a severe power glitch, as VCC falls below VRST, the
microcontroller will also generate its own reset. It will hold the reset condition as long as power remains
below the threshold. This reset will occur automatically, needing no action from the user or from the
software. See the Electrical Specifications section for the exact value of VRST.
POWER-FAIL INTERRUPT
The same reference that generates a precision reset threshold can also generate an optional early warning
Power-fail Interrupt (PFI). When enabled by the application software, this interrupt always has the
highest priority. On detecting that the VCC has dropped below VPFW and that the PFI is enabled, the
processor will vector to ROM address 0033h. The PFI enable is located in the Watchdog Control SFR
(WDCON to D8h). Setting WDCON.5 to logic 1 will enable the PFI. The application software can also
read a flag at WDCON.4. This bit is set when a PFI condition has occurred. The flag is independent of the
interrupt enable and software must manually clear it.
WATCHDOG TIMER
For applications that cannot afford to run out of control, the DS80C320/DS80C323 incorporate a
programmable watchdog timer circuit. The watchdog timer circuit resets the microcontroller if software
fails to reset the watchdog before the selected time interval has elapsed. The user selects one of four
timeout values. After enabling the watchdog, software must reset the timer prior to expiration of the
interval, or the CPU will be reset. Both the Watchdog Enable and the Watchdog Reset bits are protected
by a “Timed Access” circuit. This prevents accidentally clearing the watchdog. Timeout values are
precise since they are related to the crystal frequency as shown in Table 3. For reference, the time periods
at 25MHz are also shown.
The watchdog timer also provides a useful option for systems that may not require a reset. If enabled,
then 512 clocks before giving a reset, the watchdog will give an interrupt. The interrupt can also serve as
a convenient time-base generator, or be used to wake-up the processor from Idle mode. The watchdog
function is controlled in the Clock Control (CKCON to 8Eh), Watchdog Control (WDCON to D8h), and
Extended Interrupt Enable (EIE to E8h) SFRs. CKCON.7 and CKCON.6 are called WD1 and WD0,
respectively, and are used to select the watchdog timeout period as shown in Table 3.
Table 3. Watchdog Timeout Values
WD1
WD0
INTERRUPT
TIMEOUT
TIME (at
25MHz)
RESET
TIMEOUT
TIME
(at 25MHz)
0
217 clocks
5.243ms
217 + 512 clocks
5.263ms j
0
1
220 clocks
41.94ms
220 + 512 clocks
41.96ms
1
0
223 clocks
335.54ms
223 + 512 clocks
335.56ms
1
226 clocks
2684.35ms
226 + 512 clocks
2684.38ms
As Table 3 shows, the watchdog timer uses the crystal frequency as a time base. A user selects one of
four counter values to determine the timeout. These clock counter lengths are 217 = 131,072 clocks;
220 = 1,048,576; 223 = 8,388,608 clocks; or 226 = 67,108,864 clocks. The times shown in Table 4 are with
相关PDF资料 |
PDF描述 |
|---|---|
| VI-21V-CV-S | CONVERTER MOD DC/DC 5.8V 150W |
| ISD17150EYIR | IC VOICE REC/PLAY 150SEC 28-TSOP |
| VI-21R-CV-S | CONVERTER MOD DC/DC 7.5V 150W |
| ISD1750EYI | IC VOICE REC/PLAY 50-SEC 28-TSOP |
| DS80C323-QND/T&R | IC MCU HI SPEED 18MHZ IND 44PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS80C323-QNG | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:High-Speed Microcontroller User Guide |
| DS80C323-QNL | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:High-Speed Microcontroller User Guide |
| DS80C323-QNR | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:High-Speed Microcontroller User Guide |
| DS80C323-WCD | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:High-Speed Microcontroller User Guide |
| DS80C323-WCG | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:High-Speed Microcontroller User Guide |
发布紧急采购，3分钟左右您将得到回复。