- 您现在的位置：买卖IC网 > PDF目录1916 > DS80C390-FNR (Maxim Integrated Products)IC MPU CAN DUAL HS IND 64-LQFP PDF资料下载
参数资料
| 型号： | DS80C390-FNR |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 45/53页 |
| 文件大小： | 0K |
| 描述： | IC MPU CAN DUAL HS IND 64-LQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS |
| 产品变化通告： | Product Discontinuation 20/Feb/2012 |
| 标准包装： | 160 |
| 系列： | 80C |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 40MHz |
| 连通性： | CAN，EBI/EMI，SIO，UART/USART |
| 外围设备： | 电源故障复位，WDT |
| 输入/输出数： | 32 |
| 程序存储器类型： | ROMless |
| RAM 容量： | 4K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3.85 V ~ 5.5 V |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 64-LQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页
DS80C390 Dual CAN High-Speed Microprocessor
5 of 53
MOVX CHARACTERISTICS (MULTIPLEXED ADDRESS/DATA BUS) (Note 12)
PARAMETER
SYMBOL
MIN
MAX
UNITS
STRETCH
VALUES
CST (MD2:0)
0.375 tMCS - 5
ns
CST = 0
0.5 tMCS - 5
ns
1
≤ CST ≤ 3
MOVX ALE Pulse Width
tLHLL2
1.5 tMCS - 10
ns
4
≤ CST ≤ 7
0.125 tMCS - 5
ns
CST = 0
0.25tMCS - 5
ns
1
≤ CST ≤ 3
Port 0 MOVX Address,
CE0–4,
PCE0–4 Valid to ALE Low
tAVLL2
1.25 tMCS - 10
ns
4
≤ CST ≤ 7
0.25tMCS-5
ns
CST = 0
0.125 tMCS - 5
ns
1
≤ CST ≤ 3
Address Hold After MOVX
Read/Write
tLLAX2
tLLAX3
1.25 tMCS - 5
ns
4
≤ CST ≤ 7
0.5 tMCS - 6
ns
CST = 0
RD Pulse Width
tRLRH
CST x tMCS - 10
ns
1
≤ CST ≤ 7
0.5 tMCS - 6
ns
CST = 0
WR Pulse Width
tWLWH
CST x tMCS - 10
ns
1
≤ CST ≤ 7
0.5 tMCS - 20
ns
CST = 0
RD Low to Valid Data In
tRLDV
CST x tMCS - 25
ns
1
≤ CST ≤ 7
Data Hold After Read
tRHDX
0
ns
0.25 tMCS - 5
ns
CST = 0
0.5tMCS - 5
ns
1
≤ CST ≤ 3
Data Float After Read
tRHDZ
1.5 tMCS - 5
ns
4
≤ CST ≤ 7
0.625 tMCS - 20
ns
CST = 0
(CST + 0.25) x tMCS - 20
ns
1
≤ CST ≤ 3
ALE Low to Valid Data In
tLLDV
(CST + 1.25) x tMCS - 20
ns
4
≤ CST ≤ 7
0.75 tMCS - 26
ns
CST = 0
(4CST + 0.5) x tMCS - 30
ns
1
≤ CST ≤ 3
Port 0 Address, Port 4 CE, Port 5
PCE to Valid Data In
tAVDV1
(4CST + 2.5) x tMCS - 30
ns
4
≤ CST ≤ 7
0.75 tMCS - 30
ns
CST = 0
(4CST + 0.5) x tMCS - 30
ns
1
≤ CST ≤ 3
Port 2, 4 Address to Valid Data In
tAVDV2
(4CST + 2.5) x tMCS - 30
ns
4
≤ CST ≤ 7
0.125 tMCS - 5
0.125 tMCS + 10
ns
CST =0
0.25tMCS - 5
0.25tMCS + 10
ns
1
≤ CST ≤ 3
ALE Low to
RD or WR Low
tLLWL
1.25 tMCS - 5
1.25 tMCS + 10
ns
4
≤ CST ≤ 7
0.25 tMCS - 11
ns
CST = 0
0.5tMCS - 11
ns
1
≤ CST ≤ 3
Port 0 Address, Port 4 CE, Port 5
PCE to
RD or WR Low
tAVWL1
2.5 tMCS - 11
ns
4
≤ CST ≤ 7
0.375 tMCS - 11
ns
CST = 0
0.625tMCS - 11
ns
1
≤ CST ≤ 3
Port 2, 4 Address to or
WR Low
tAVWL2
2.625 tMCS - 11
ns
4
≤ CST ≤ 7
Data Valid to
WR Transition
tQVWX
-8
ns
0.25 tMCS - 8
ns
CST = 0
0.5tMCS - 10
ns
1
≤ CST ≤ 3
Data Hold After
WR High
tWHQX
1.5 tMCS - 10
ns
4
≤ CST ≤ 7
RD Low to Address Float
tRLAZ
See Note 12
-5
+10
ns
CST = 0
0.25 tMCS - 7
0.25 tMCS + 5
ns
1
≤ CST ≤ 3
RD or WR High to ALE, Port 4 CE
or Port 5 PCE High
tWHLH
1.25 tMCS - 7
1.25 tMCS +10
ns
4
≤ CST ≤ 7
Note 12:
All parameters apply to both commercial and industrial temperature operation. CST is the stretch cycle value determined by the
MD2:0 bits. tMCS is a time period shown in the t
MCS Time Periods table. All signals characterized with load capacitance of 80pF
except Port 0, ALE,
PSEN, RD, and WR with 100pF. Interfacing to memory devices with float times over 25ns can cause bus
contention and an increase in operating current. Specifications assume a 50% duty cycle for the oscillator; port 2 and ALE timing
changes in relation to duty cycle variation. Some AC timing characteristic drawings show the CLK signal, provided to determine the
relative occurrence of events and not the timing of signals relative to the external clock. During the external addressing mode, weak
latches maintain the previously driven value from the processor on Port 0 until Port 0 is overdriven by external memory; and on Port
1, 2 and 4 for one XTAL1 cycle prior to change in output address from Port 1, 2, and 4.
相关PDF资料 |
PDF描述 |
|---|---|
| DS80C400-FNY | IC MCU 75MHZ 16MB HP 100-LQFP |
| DS80C410-FNY+ | IC MCU 75MHZ 16MB HP 100-LQFP |
| DS8102+ | IC MODULATOR/DECODER 16-TSSOP |
| DS8113-JNG+ | IC INTERFACE SMART CARD 28-TSSOP |
| DS8313-RRX+ | IC INTERFACE SMART CARD 28-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS80C390-FNR+ | 功能描述:8位微控制器 -MCU Dual CAN High-Speed RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| DS80C390-QCR | 功能描述:8位微控制器 -MCU Dual CAN High-Speed RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| DS80C390-QCR+ | 功能描述:8位微控制器 -MCU Dual CAN High-Speed RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| DS80C390-QNR | 功能描述:8位微控制器 -MCU Dual CAN High-Speed RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| DS80C390-QNR+ | 功能描述:8位微控制器 -MCU Dual CAN High-Speed RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。