参数资料
型号: DS87C530-QCL
厂商: Maxim Integrated Products
文件页数: 16/45页
文件大小: 0K
描述: IC MCU EPR/ROM W/RTC 33MZ 52PLCC
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 23
系列: 87C
核心处理器: 8051
芯体尺寸: 8-位
速度: 33MHz
连通性: EBI/EMI,SIO,UART/USART
外围设备: 电源故障复位,WDT
输入/输出数: 32
程序存储器容量: 16KB(16K x 8)
程序存储器类型: OTP
RAM 容量: 1K x 8
电压 - 电源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振荡器型: 外部
工作温度: 0°C ~ 70°C
封装/外壳: 52-LCC(J 形引线)
包装: 管件
其它名称: DS87C530QCL
DS87C530/DS83C530 EPROM/ROM Microcontrollers with Real-Time Clock
23 of 45
IDLE MODE
Setting the lsb of the Power Control register (PCON; 87h) invokes the Idle mode. Idle will leave internal
clocks, serial ports and timers running. Power consumption drops because the CPU is not active. Since
clocks are running, the Idle power consumption is a function of crystal frequency. It should be
approximately one-half the operational power at a given frequency. The CPU can exit the Idle state with
any interrupt or a reset. Idle is available for backward software compatibility. The system can now reduce
power consumption to below Idle levels by using PMM1 or PMM2 and running NOPs.
STOP MODE ENHANCEMENTS
Setting bit 1 of the Power Control register (PCON; 87h) invokes the Stop mode. Stop mode is the lowest
power state since it turns off all internal clocking. The ICC of a standard Stop mode is approximately 1 A
but is specified in the Electrical Specifications. The CPU will exit Stop mode from an external interrupt
or a reset condition. Internally generated interrupts (timer, serial port, watchdog) are not useful since they
require clocking activity. One exception is that a RTC interrupt can cause the device to exit Stop mode.
This provides a very power efficient way of performing infrequent yet periodic tasks.
The DS87C530/DS83C530 provide two enhancements to the Stop mode. As documented below, the
device provides a bandgap reference to determine Power-fail Interrupt and Reset thresholds. The default
state is that the bandgap reference is off while in Stop mode. This allows the extremely low-power state
mentioned above. A user can optionally choose to have the bandgap enabled during Stop mode. With the
bandgap reference enabled, PFI and Power-fail Reset are functional and are a valid means for leaving
Stop mode. This allows software to detect and compensate for a brownout or power supply sag, even
when in Stop mode.
In Stop mode with the bandgap enabled, ICC will be approximately 50A compared with 1A with the
bandgap off. If a user does not require a Power-fail Reset or Interrupt while in Stop mode, the bandgap
can remain disabled. Only the most power sensitive applications should turn off the bandgap, as this
results in an uncontrolled power-down condition.
The control of the bandgap reference is located in the Extended Interrupt Flag register (EXIF; 91h).
Setting BGS (EXIF.0) to a 1 will keep the bandgap reference enabled during Stop mode. The default or
reset condition is with the bit at a logic 0. This results in the bandgap being off during Stop mode. Note
that this bit has no control of the reference during full power, PMM, or Idle modes.
The second feature allows an additional power saving option while also making Stop easier to use. This is
the ability to start instantly when exiting Stop mode. It is the internal ring oscillator that provides this
feature. This ring can be a clock source when exiting Stop mode in response to an interrupt. The benefit
of the ring oscillator is as follows.
Using Stop mode turns off the crystal oscillator and all internal clocks to save power. This requires that
the oscillator be restarted when exiting Stop mode. Actual startup time is crystal-dependent, but is
normally at least 4ms. A common recommendation is 10ms. In an application that will wake up, perform
a short operation, then return to sleep, the crystal startup can be longer than the real transaction. However,
the ring oscillator will start instantly. Running from the ring, the user can perform a simple operation and
return to sleep before the crystal has even started. If a user selects the ring to provide the startup clock and
the processor remains running, hardware will automatically switch to the crystal once a power-on reset
interval (65,536 clocks) has expired. Hardware uses this value to assure proper crystal start even though
power is not being cycled.
相关PDF资料
PDF描述
VE-2NH-IX-F2 CONVERTER MOD DC/DC 52V 75W
VE-2NH-IX-F1 CONVERTER MOD DC/DC 52V 75W
VE-2N4-IX-F4 CONVERTER MOD DC/DC 48V 75W
VE-2N4-IX-F2 CONVERTER MOD DC/DC 48V 75W
VE-2N4-IX-F1 CONVERTER MOD DC/DC 48V 75W
相关代理商/技术参数
参数描述
DS87C530-QCL+ 功能描述:8位微控制器 -MCU EPROM MCU w/RTC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
DS87C530-QEL 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:
DS87C530-QNL 功能描述:8位微控制器 -MCU EPROM MCU w/RTC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
DS87C530-QNL+ 功能描述:8位微控制器 -MCU EPROM MCU w/RTC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
DS87C530Z+ECL 制造商:Maxim Integrated Products 功能描述:MICRO OTP RTC 33MHZ 52P TQFP PB-FRR - Trays