参数资料
型号: DSD1792DBR
厂商: Texas Instruments
文件页数: 18/57页
文件大小: 0K
描述: IC 24BIT STEREO AUD DAC 28-SSOP
产品培训模块: Data Converter Basics
标准包装: 2,000
位数: 24
数据接口: 串行
转换器数目: 2
电压电源: 模拟和数字
功率耗散(最大): 335mW
工作温度: -25°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 28-SSOP(0.209",5.30mm 宽)
供应商设备封装: 28-SSOP
包装: 带卷 (TR)
输出数目和类型: 4 电流,单极
采样率(每秒): 200k
DSD1792
SLES067B MARCH 2003 REVISED NOVEMBER 2006
www.ti.com
25
OPE: DAC Operation Control
This bit is available for read and write.
Default value: 0
OPE = 0
DAC operation enabled (default)
OPE = 1
DAC operation disabled
The OPE bit is used to enable or disable the analog output for both channels. Disabling the analog outputs forces them
to the bipolar zero level (BPZ) even if digital audio data is present on the input.
ZOE: Zero Flag Pin Operation Control
This bit is available for read and write.
Default value: 0
ZOE = 0
DSD data input (default)
ZOE = 1
Zero flag output
The ZOE bit is used to change the DSDL (pin 1) and DSDR (pin 2) pin assignments. When the ZOE bit is set to 0, DSDL
and DSDR are inputs for L-channel and R-channel data. When the ZOE bit is set to 1, DSDL and DSDR become outputs
for the L-channel and R-channel zero flags, respectively. See the PCMZ and DZ[1:0] bit descriptions of register 21.
DFMS: Stereo DF Bypass Mode Select
This bit is available for read and write.
Default value: 0
DFMS = 0
Monaural (default)
DFMS = 1
Stereo input enabled
The DFMS bit is used to enable stereo operation in DF bypass mode. In the DF bypass mode, when DFMS is set to 0, the
pin for the input data is PDATA (pin 5) only, therefore the DSD1792 operates as a monaural DAC. When DFMS is set to
1, the DSD1792 can operate as a stereo DAC with inputs of input L-channel and R-channel data on DSDL (pin 1) and DSDR
(pin 2), respectively.
FLT: Digital Filter Rolloff Control
This bit is available for read and write.
Default value: 0
FLT = 0
Sharp rolloff (default)
FLT = 1
Slow rolloff
The FLT bit is used to select the digital filter rolloff characteristic. The filter responses for these selections are shown in the
TYPICAL PERFORMANCE CURVES section of this data sheet.
INZD: Infinite Zero Detect Mute Control
This bit is available for read and write.
Default value: 0
INZD = 0
Infinite zero detect mute disabled (default)
INZD = 1
Infinite zero detect mute enabled
The INZD bit is used to enable or disable the zero detect mute function. Setting INZD to 1 forces muted analog outputs
to hold a bipolar zero level when the DSD1792 detects zero data in both channels continuously for 1024 sampling periods
(1/fS). The infinite zero detect mute function is not available in the DSD mode.
相关PDF资料
PDF描述
VI-2NP-IU-B1 CONVERTER MOD DC/DC 13.8V 200W
PCM1792DBRG4 IC DAC 24BIT STER 192KHZ 28-SSOP
MS17348C28C20S CONN RCPT 14POS JAM NUT W/SCKT
PCM1792DBR IC DAC 24BIT STER 192KHZ 28-SSOP
MC14538BDR2G IC MULTIVIBRATR DUAL CMOS 16SOIC
相关代理商/技术参数
参数描述
DSD1792DBRG4 功能描述:音频数/模转换器 IC 24B 192kHz Sampl Adv Segment Aud St DAC RoHS:否 制造商:Texas Instruments 转换器数量: 分辨率:16 bit 接口类型:I2S, UBS 转换速率: 信噪比:98 dB 工作电源电压:5 V DAC 输出端数量:2 工作温度范围:- 25 C to + 85 C 电源电流:23 mA 安装风格:SMD/SMT 封装 / 箱体:TQFP-32 封装:Reel
DSD1793 制造商:BB 制造商全称:BB 功能描述:24 BIT 192 KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER
DSD1793DB 功能描述:音频数/模转换器 IC 24-Bit 192kHz Smplng Adv Stg Stereo DAC RoHS:否 制造商:Texas Instruments 转换器数量: 分辨率:16 bit 接口类型:I2S, UBS 转换速率: 信噪比:98 dB 工作电源电压:5 V DAC 输出端数量:2 工作温度范围:- 25 C to + 85 C 电源电流:23 mA 安装风格:SMD/SMT 封装 / 箱体:TQFP-32 封装:Reel
DSD1793DBG4 功能描述:音频数/模转换器 IC 24B 192kHz Sampl Adv Segment Aud St DAC RoHS:否 制造商:Texas Instruments 转换器数量: 分辨率:16 bit 接口类型:I2S, UBS 转换速率: 信噪比:98 dB 工作电源电压:5 V DAC 输出端数量:2 工作温度范围:- 25 C to + 85 C 电源电流:23 mA 安装风格:SMD/SMT 封装 / 箱体:TQFP-32 封装:Reel
DSD1793DBR 功能描述:音频数/模转换器 IC 24-Bit 192kHz Smplng Adv Stg Stereo DAC RoHS:否 制造商:Texas Instruments 转换器数量: 分辨率:16 bit 接口类型:I2S, UBS 转换速率: 信噪比:98 dB 工作电源电压:5 V DAC 输出端数量:2 工作温度范围:- 25 C to + 85 C 电源电流:23 mA 安装风格:SMD/SMT 封装 / 箱体:TQFP-32 封装:Reel