参数资料
型号: DSP56301AG80B1
厂商: Freescale Semiconductor
文件页数: 2/4页
文件大小: 0K
描述: IC DSP 24BIT 80MHZ GP 208-LQFP
产品变化通告: DSP56301 Discontinuation 12/Nov/2009
标准包装: 180
系列: DSP563xx
类型: 定点
接口: 主机接口,SSI,SCI
时钟速率: 80MHz
非易失内存: ROM(9 kB)
芯片上RAM: 24kB
电压 - 输入/输出: 3.30V
电压 - 核心: 3.30V
工作温度: -40°C ~ 100°C
安装类型: 表面贴装
封装/外壳: 208-LQFP
供应商设备封装: 208-LQFP
包装: 托盘
DSP56301 Product Brief, Rev. 2
2
Freescale Semiconductor
DSP56301 Features
High-performance DSP56300 core
— 66/80/100 Million Instructions Per Second (MIPS) with a 66/80/100 MHz clock at 3.3 V
— Object code compatible with the DSP56000 core
— Highly parallel instruction set
— Fully pipelined 24 x 24-bit parallel multiplier-accumulator
— 56-bit parallel barrel shifter
— 24-bit or 16-bit arithmetic support under software control
— Position independent code support
— Addressing modes optimized for DSP applications
— On-chip instruction cache controller
— On-chip memory-expandable hardware stack
— Nested hardware DO loops
— Fast auto-return interrupts
— On-chip concurrent six-channel DMA controller
— On-chip Phase Lock Loop (PLL) and clock generator
— On-Chip Emulation (OnCE) module
— Joint Action Test Group (JTAG) Test Access Port (TAP)
— Address tracing mode that reflects internal accesses at the external port
On-chip memories
— Program RAM, Instruction Cache, X data RAM, and Y data RAM size are programmable:
—192
× 24-bit bootstrap ROM
Off-chip memory expansion
— Data memory expansion to two 16 M x 24-bit word memory spaces
— Program memory expansion to one 16 M x 24-bit word memory space
— External memory expansion port
— Chip Select Logic requiring no additional circuitry to interface to SRAMs and SSRAMs
— On-chip DRAM controller that requires no additional circuitry to interface to DRAMs
On-chip peripherals
— 32-bit parallel PCI/Universal Host Interface (HI32), PCI Rev. 2.1 compliant with no additional interface logic
required for other DSP563xx buses
— ISA interface requires only 74LS45-style buffer
— Two Enhanced Synchronous Serial Interfaces (ESSI)
— Serial Communications Interface (SCI) with baud rate generator
— Triple timer module
— Up to 42 programmable General Purpose I/O pins (GPIO), depending on which peripherals are enabled
Reduced power dissipation
— Very low power CMOS design
— Wait and Stop low power standby modes
— Fully-static logic, operation frequency down to 0 Hz (DC)
— Optimized power management circuitry
Instruction
Cache
Switch
Mode
Program
RAM Size
Instruction
Cache Size
X Data RAM
Size
Y Data Ram
Size
disabled
4096
× 24-bit
0
2048
× 24-bit
2048
× 24-bit
enabled
disabled
3072
× 24-bit
1024
× 24-bit
2048
× 24-bit
2048
× 24-bit
disabled
enabled
2048
× 24-bit
0
3072
× 24-bit
3072
× 24-bit
enabled
1024
× 24-bit
1024
× 24-bit
3072
× 24-bit
3072
× 24-bit
相关PDF资料
PDF描述
DSP56301VF100 IC DSP 24BIT FIXED-POINT 252-BGA
DSP56303VL100B1 IC DSP 24BIT 100MHZ 196-BGA
DSP56311VF150B1 IC DSP 24BIT 150MHZ 196-BGA
DSP56321VF200R2 IC DSP 24BIT 200MHZ 196-BGA
DSP56852VFE IC DSP 16BIT 120MHZ 81-MAPBGA
相关代理商/技术参数
参数描述
DSP56301CE2K30A 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:DSP56301 Digital Signal Processor
DSP56301PW100 功能描述:数字信号处理器和控制器 - DSP, DSC 100Mhz/100MMACS RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56301PW80 功能描述:数字信号处理器和控制器 - DSP, DSC 80Mhz/80MMACS RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56301UMAD 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56301 Users Manual Addendum
DSP56301VF100 功能描述:数字信号处理器和控制器 - DSP, DSC 100Mhz/100MMACS RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT