收藏本站
参数资料
型号： DSP56321VL275
厂商： Freescale Semiconductor
文件页数： 5/84页
文件大小： 0K
描述： IC DSP 24BIT 275MHZ 196-MAPBGA
标准包装： 126
系列： DSP56K/Symphony
类型： 定点
接口： 主机接口，SSI，SCI
时钟速率： 275MHz
非易失内存： ROM（576 B）
芯片上RAM： 576kB
电压 - 输入/输出： 3.30V
电压 - 核心： 1.60V
工作温度： -40°C ~ 100°C
安装类型： 表面贴装
封装/外壳： 196-FBGA
供应商设备封装： 196-MAPBGA（15x15）
包装： 托盘
Host Interface (HI08)
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
1-7
1.6 Host Interface (HI08)
The HI08 provides a fast, 8-bit, parallel data port that connects directly to the host bus. The HI08 supports a variety
of standard buses and connects directly to a number of industry-standard microcomputers, microprocessors, DSPs,
and DMA hardware.
1.6.1
Host Port Usage Considerations
Careful synchronization is required when the system reads multiple-bit registers that are written by another
asynchronous system. This is a common problem when two asynchronous systems are connected (as they are in the
Host port). The considerations for proper operation are discussed in Table 1-9.
1.6.2
Host Port Configuration
HI08 signal functions vary according to the programmed configuration of the interface as determined by the 16 bits
in the HI08 Port Control Register.
Table 1-9.
Host Port Usage Considerations
Action
Description
Asynchronous read of receive byte
registers
When reading the receive byte registers, Receive register High (RXH), Receive register Middle
(RXM), or Receive register Low (RXL), the host interface programmer should use interrupts or poll
the Receive register Data Full (RXDF) flag that indicates data is available. This assures that the data
in the receive byte registers is valid.
Asynchronous write to transmit byte
registers
The host interface programmer should not write to the transmit byte registers, Transmit register High
(TXH), Transmit register Middle (TXM), or Transmit register Low (TXL), unless the Transmit register
Data Empty (TXDE) bit is set indicating that the transmit byte registers are empty. This guarantees
that the transmit byte registers transfer valid data to the Host Receive (HRX) register.
Asynchronous write to host vector
The host interface programmer must change the Host Vector (HV) register only when the Host
Command bit (HC) is clear. This practice guarantees that the DSP interrupt control logic receives a
stable vector.
Table 1-10.
Host Interface
Signal Name
Type
State During
Reset1,2
Signal Description
H[0–7]
HAD[0–7]
PB[0–7]
Input/Output
Input or Output
Ignored Input
Host Data—When the HI08 is programmed to interface with a non-multiplexed
host bus and the HI function is selected, these signals are lines 0–7 of the
bidirectional Data bus.
Host Address—When the HI08 is programmed to interface with a multiplexed
host bus and the HI function is selected, these signals are lines 0–7 of the
bidirectional multiplexed Address/Data bus.
Port B 0–7—When the HI08 is configured as GPIO through the HI08 Port
Control Register, these signals are individually programmed as inputs or outputs
through the HI08 Data Direction Register.
相关PDF资料
PDF描述
HCM03DSUN CONN EDGECARD 6POS .156 DIP SLD
GMA50DRST-S288 CONN EDGECARD 100POS .125 EXTEND
ABM36DRST-S288 CONN EDGECARD EXTEND 72POS .156
ACM28DTAH-S189 CONN EDGECARD 56POS R/A .156 SLD
DSP56321VL240 IC DSP 24BIT 240MHZ 196-MAPBGA
相关代理商/技术参数
参数描述
DSP56321VL275 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor (DSP) IC
DSP56362 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362AD 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362D 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362EVMUPUM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56362EVMUPUM DPSD56362EVM Upgrade Manual Revision 3.1
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*