- 您现在的位置：买卖IC网 > PDF目录19363 > DSPB56725CAF (Freescale Semiconductor)IC DSP 24BIT 80LQFP PDF资料下载
参数资料
| 型号： | DSPB56725CAF |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 3/48页 |
| 文件大小： | 0K |
| 描述： | IC DSP 24BIT 80LQFP |
| 标准包装： | 90 |
| 系列： | DSP56K/Symphony |
| 类型： | 音频处理器 |
| 接口： | 主机接口，I²C，SAI，SPI |
| 时钟速率： | 200MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 112kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.00V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
Symphony DSP56724/ DSP56725 Multi-Core Audio Processors, Rev. 2
Freescale Semiconductor
11
Table 6 lists the clock operation.
1.1.9
Reset, Stop, Mode Select, and Interrupt Timing
Table 7 lists the reset, stop, mode select, and interrupt timing.
Table 6. Clock Operation
No.
Characteristics
Symbol
Min
Max
Units
6
EXTAL input high 1
(40% to 60% duty cycle)
Crystal oscillator
Square wave input
Eth
16.67
2.5
100
inf
ns
7
EXTAL input low1
(40% to 60% duty cycle)
Crystal oscillator
Square wave input
Etl
16.67
2.5
100
inf
ns
8
EXTAL cycle time
With PLL disabled
With PLL enabled
Etc
5
33.3
inf
500
ns
9
Instruction cycle time
With PLL disabled
With PLL enabled
Tc
5
44
inf
5120
ns
Note:
1. Measured at 50% of the input transition.
2. The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time
required for correct operation, however, remains the same at lower operating frequencies; therefore, when a lower clock
frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low
time requirements are met.
3. Maximum frequency of 200 MHz supported at 0.95 V < VVDD_CORE < 1.05 V and –40 < Tj < 100° C
Maximum frequency of 250 MHz supported at 1.14 V < VVDD_CORE < 1.26 V and 0 < Tj < 90° C
4. PLLLOCK = 200 μs.
Table 7. Reset, Stop, Mode Select, and Interrupt Timing
No.
Characteristics
Expression
Min
Max
Unit
10
Delay from RESET assertion to all pins at reset value3
——
11
ns
11
Required RESET duration4
Power on, external clock generator, PLL disabled
Power on, external clock generator, PLL enabled
2
× TC
10
—
ns
2
× TC
10
—
ns
13
Syn reset deassert delay time
Minimum
2
× TC
10
—
ns
Maximum (PLL enabled)
(2xTC)+PLLLOCK
200
—
us
14
Mode select setup time
—
10
—
ns
15
Mode select hold time
—
12
—
ns
16
Minimum edge-triggered interrupt request assertion width
—
7
—
ns
17
Minimum edge-triggered interrupt request deassertion width
—
4
—
ns
18
Delay from interrupt trigger to interrupt code execution
10
× TC + 4
54
—
ns
相关PDF资料 |
PDF描述 |
|---|---|
| TRJC155K050RRJ | CAP TANT 1.5UF 50V 10% 2312 |
| TPSC226M016H0150 | CAP TANT 22UF 16V 20% 2312 |
| EMM43DRXI | CONN EDGECARD 86POS DIP .156 SLD |
| TPSD107M010Y0080 | CAP TANT 100UF 10V 20% 2917 |
| AYM28DRMN | CONN EDGECARD 56POS .156 WW |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DSPB720DB1E | 功能描述:子卡和OEM板 B VERSION 720 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| DSPB721DB1E | 功能描述:子卡和OEM板 B VERSION 721 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| DSPB721DB2E | 功能描述:子卡和OEM板 B VERSION 721 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| DSPB724DB1E | 功能描述:子卡和OEM板 B VERSION 724 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| DSPB725DB2E | 功能描述:子卡和OEM板 B VERSION 725 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
发布紧急采购，3分钟左右您将得到回复。