参数资料
型号: DSPIC33FJ12GP201-I/P
厂商: Microchip Technology
文件页数: 17/90页
文件大小: 0K
描述: IC DSPIC MCU/DSP 12K 18DIP
产品培训模块: Asynchronous Stimulus
标准包装: 25
系列: dsPIC™ 33F
核心处理器: dsPIC
芯体尺寸: 16-位
速度: 40 MIP
连通性: I²C,IrDA,SPI,UART/USART
外围设备: 欠压检测/复位,POR,PWM,WDT
输入/输出数: 13
程序存储器容量: 12KB(12K x 8)
程序存储器类型: 闪存
RAM 容量: 1K x 8
电压 - 电源 (Vcc/Vdd): 3 V ~ 3.6 V
数据转换器: A/D 6x12b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 18-DIP(0.300",7.62mm)
包装: 管件
配用: DM240001-ND - BOARD DEMO PIC24/DSPIC33/PIC32
AC164327-ND - MODULE SKT FOR 64TQFP
dsPIC33F
DS70155C-page 22
Preliminary
2005 Microchip Technology Inc.
7.0
DEVICE POWER MANAGEMENT
Power
management
services
provided
by
the
dsPIC33F devices include:
Real-Time Clock Source Switching
Power-Saving Modes
7.1
Real-Time Clock Source Switching
Configuration bits determine the clock source upon
Power-on Reset (POR) and Brown-out Reset (BOR).
Thereafter, the clock source can be changed between
permissible clock sources. The OSCCON register
controls the clock switching and reflects system clock
related status bits. To reduce power consumption, the
user can switch to a slower clock source.
7.2
Power-Saving Modes
The dsPIC33F devices have two reduced power
modes that can be entered through execution of the
PWRSAV
instruction.
Sleep Mode: The CPU, system clock source and
any peripherals that operate on the system clock
source are disabled. This is the lowest power
mode of the device.
Idle Mode: The CPU is disabled but the system
clock source continues to operate. Peripherals
continue to operate but can optionally be disabled.
Doze Mode: The CPU clock is temporarily slowed
down relative to the peripheral clock by a
user-selectable factor.
These modes provide an effective way to reduce power
consumption during periods when the CPU is not in use.
7.2.1
SLEEP MODE
When the device enters Sleep mode:
System clock source is shut down. If an on-chip
oscillator is used, it is turned off.
Device current consumption is at minimum
provided that no I/O pin is sourcing current.
Fail-Safe Clock Monitor (FSCM) does not operate
during Sleep mode because the system clock
source is disabled.
LPRC clock continues to run in Sleep mode if the
WDT is enabled.
BOR circuit, if enabled, remains operative during
Sleep mode
WDT, if enabled, is automatically cleared prior to
entering Sleep mode.
Some peripherals may continue to operate in
Sleep mode. These peripherals include I/O pins
that detect a change in the input signal, or
peripherals that use an external clock input. Any
peripheral that is operating on the system clock
source is disabled in Sleep mode.
The processor exits (wakes up) from Sleep on one of
these events:
Any interrupt source that is individually enabled
Any form of device Reset
A WDT time-out
7.2.2
IDLE MODE
When the device enters Idle mode:
CPU stops executing instructions
WDT is automatically cleared
System clock source remains active
Peripheral modules, by default, continue to
operate normally from the system clock source
Peripherals, optionally, can be shut down in Idle
mode using their ‘stop-in-idle’ control bit.
If the WDT or FSCM is enabled, the LPRC also
remains active
The processor wakes from Idle mode on these events:
Any interrupt that is individually enabled
Any source of device Reset
A WDT time-out
Upon wake-up from Idle, the clock is re-applied to the
CPU and instruction execution begins immediately
starting with the instruction following the PWRSAV
instruction, or the first instruction in the Interrupt
Service Routine (ISR).
7.2.3
DOZE MODE
The Doze mode provides the user software the ability
to temporarily reduce the processor instruction cycle
frequency relative to the peripheral frequency. Clock
frequency ratios of 1:1, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64
and 1:128 are supported.
For example, suppose the device is operating at
20 MIPS and the CAN module has been configured for
500 kbps bit rate based on this device operating speed.
If the device is now placed in Doze mode with a clock
frequency ratio of 1:4, the CAN module will continue to
communicate at the required bit rate of 500 kbps, but
the CPU now starts executing instructions at a
frequency of 5 MIPS.
This feature further reduces the power consumption
during periods where relatively less CPU activity is
required.
When the device is operating in Doze mode, the
hardware
ensures
that
there
is
no
loss
of
synchronization between peripheral events and SFR
accesses by the CPU.
相关PDF资料
PDF描述
PIC16F916-E/SO IC PIC MCU FLASH 8KX14 28SOIC
GRM31MF51C475ZA01K CAP CER 4.7UF 16V Y5V 1206
1056745-1 CONN SMP SHROUD FULL DETENT
PIC18F1220-E/SO IC MCU FLASH 2KX16 EEPROM 18SOIC
VE-B1Z-IY-B1 CONVERTER MOD DC/DC 2V 20W
相关代理商/技术参数
参数描述
dsPIC33FJ12GP201T-I/SO 功能描述:数字信号处理器和控制器 - DSP, DSC 12KB FLSH 1KB RAM 16B DSC nanoWatt RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPIC33FJ12GP202-E/ML 功能描述:数字信号处理器和控制器 - DSP, DSC 12KB FLSH 1024BRAM 16B nanoWatt RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPIC33FJ12GP202-E/SO 功能描述:数字信号处理器和控制器 - DSP, DSC 12KB FLSH 1024BRAM 16B nanoWatt RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPIC33FJ12GP202-E/SP 功能描述:数字信号处理器和控制器 - DSP, DSC 12KB FLSH 1024BRAM 16B nanoWatt RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
dsPIC33FJ12GP202-E/SS 功能描述:数字信号处理器和控制器 - DSP, DSC 12KB Flash 1KB RAM21 I/O 16B nanoWatt RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT