参数资料
型号: DV3100
厂商: TechTools
文件页数: 28/149页
文件大小: 0K
描述: DIGIVIEW LOGIC ANALYZER 100MHZ
特色产品: DV3100 Digital Logic Analyzer
标准包装: 1
系列: DigiView™
工具类型: 逻辑分析器
适用于相关产品: PC 基板应用
产品目录页面: 660 (CN2011-ZH PDF)
24
DigiView User's Guide
Frame SYNC
Selects which physical channel to assign to the FRAME SYNC.
The FRAME SYNC can be disabled if not used. This can be used to identify frame limits.
Field SYNC
Selects which physical channel to assign to the FIELD SYNC.
The FIELD SYNC can be disabled if not used. This can be used to identify field limits.
Clock On
Selects which edge of the clock to use to strobe in data.
Select Level
Selects the active level for the Select signal.
LSB first
Selects LSB (Least significant bit) first.
Frame Length (fields)
Specifies how many fields are in a frame.
Set to 0 to disable this method of framing.
Field Length(s)
Specifies a list of comma separated field lengths (in bits).
The first number is the length of the first field, the second number is the 2nd field and so
forth. Set to 0 to disable this method of framing.
Frame SYNC starts New Frame on:
Specifies how the Frame Sync signal is used (if enabled). Rising,Falling and Either edges
specify what starts a new frame (and terminates the previous frame).The last two options
specify that one edge starts a frame and the other edge terminates the frame. Any
startframe will automatically end the previous frame. Specifying the endframe just ends it
earlier for aesthetics.
Field SYNC starts New Field on:
Specifies how the Field Sync signal is used (if enabled). Rising,Falling and Either edges
specify what starts a new frame (and terminates the previous frame) The last two options
specify that one edge starts a field and the other edge terminates it. Any startfield or start
frame will automatically end the previous field. Specifying the endfield just ends it earlier for
aesthetics.
Frame IDLE TIMEOUT (0 to ignore):
A new frame is started if no new bits are seen for more than the specified time. Set to 0 to
disable. This can be useful if there are no sync lines or field counts but you can see a
consistent pause before each frame starts.
Field IDLE TIMEOUT (0 to ignore):
A new frame is started if no new bits are seen for more than the specified time. Set to 0 to
disable. This can be useful if there are no sync lines or field counts but you can see a
consistent pause before each frame starts.
Skip Bits
Specifies how many bits to ignore at the start of the buffer. Useful for syncing up when
capture starts mid-field
? 2014 TechTools
相关PDF资料
PDF描述
CSX750FCC10.000M-UT OSCILLATOR 10.0000 MHZ SMD
AM50610D33-A SWITCH MINI 6A SPDT PLUNG.250"QC
558-1601-003F LED SNAP-IN PANEL YELLOW
CWX823-018.432M OSC 18.4320MHZ 3.3V +-50PPM SMD
CTM048-29 EM EYE METER WITH RF SENSOR
相关代理商/技术参数
参数描述
DV-3130-20P0-BL 制造商:Digital View 功能描述:PANEL;MITSUBISHI AA121SK12/W
DV3200 功能描述:LOGICANALYZER 200MHZ RoHS:否 类别:测试设备 >> 万用表 - 专用 系列:DigiView™ 产品目录绘图:830B, 890B 标准包装:1 系列:890 工具类型:电容测试器 适用于相关产品:- 相关产品:LC-29B-ND - CARRY CASE FOR HANDHELD DMM 其它名称:BK890B
DV320032 制造商:Microchip Technology Inc 功能描述:PIC32 BLUETOOTH AUDIO DEVELOPMENT KIT - Boxed Product (Development Kits) 制造商:Microchip Technology Inc 功能描述:KIT DEV PIC32 BLUETOOTH AUDIO 制造商:Microchip Technology Inc 功能描述:PIC32 Bluetooth Audio Development Kit 制造商:Microchip Technology Inc 功能描述:PIC32 BlueTooth Audio Development Kit, Wireless Connectivity
DV3201A 功能描述:子卡和OEM板 MXDEV MCP30XX-33XXX RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
DV3204A 功能描述:子卡和OEM板 MXDEV MCP30XX-33XXX RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit