参数资料
型号: EA-OEM-410
厂商: Embedded Artists
文件页数: 30/57页
文件大小: 0K
描述: KIT LPC3250 259 WITH QVGA
标准包装: 1
类型: MCU
适用于相关产品: LPC3250
所含物品: 基板,线缆,OEM 板,序列号
LPC3220_30_40_50
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 20 October 2011
36 of 79
NXP Semiconductors
LPC3220/30/40/50
16/32-bit ARM microcontrollers
output to be used directly. The maximum PLL output frequency supported by the CPU is
266 MHz. The only output frequency supported by the USB PLL is 48 MHz, and the clock
has strict requirements for nominal frequency (500 ppm) and jitter (500 ps).
7.7.4.4
Power control modes
The LPC3220/30/40/50 supports three operational modes, two of which are specifically
designed to reduce power consumption. The modes are: Run mode, Direct Run mode,
and Stop mode.
Run mode is the normal operating mode for applications that require the CPU, AHB bus,
or any peripheral function other than the USB block to run faster than the main oscillator
frequency. In Run mode, the CPU can run at up to 266 MHz and the AHB bus can run at
up to 133 MHz.
Direct Run mode allows reducing the CPU and AHB bus rates in order to save power.
Direct Run mode can also be the normal operating mode for applications that do not
require the CPU, AHB bus, or any peripheral function other than the USB block to run
faster than the main oscillator frequency. Direct Run mode is the default mode following
chip reset.
Stop mode causes all CPU and AHB operation to cease, and stops clocks to peripherals
other than the USB block.
7.7.4.5
Reset
Reset is accomplished by an active LOW signal on the RESET input pin. A reset pulse
with a minimum width of 10 main oscillator clocks after the oscillator is stable is required to
guarantee a valid chip reset. At power-up, 10 milliseconds should be allowed for the
oscillator to start up and stabilize after VDD reaches operational voltage. An internal reset
with a minimum duration of 10 clock pulses will also be applied if the watchdog timer
generates an internal device reset.
The RESET pin is located in the RTC power domain. This means that the RTC power
must be present for an external reset to have any effect. The RTC power domain
nominally runs from 1.2 V, but the RESET pin can be driven as high as 1.95 V.
7.8
Communication peripheral interfaces
In addition to the Ethernet MAC and USB interfaces there are many more serial
communication peripheral interfaces available on the LPC3220/30/40/50. Here is a list of
the serial communication interfaces:
Seven UARTs; four standard UARTs and three high-speed UARTs
Two SPI serial I/O controllers
Two SSP serial I/O controllers
Two I2C serial I/O controllers
Two I2S audio controllers
A short functional description of each of these peripherals is provided in the following
sections.
相关PDF资料
PDF描述
VI-J7P-EZ CONVERTER MOD DC/DC 13.8V 25W
L04021R8BHNTR INDUCTOR THIN FILM 1.8NH 0402
EEM22DTAI-S189 CONN EDGECARD 44POS R/A .156 SLD
EEM36DRKS CONN EDGECARD 72POS DIP .156 SLD
GEM22DCAD CONN EDGECARD 44POS R/A .156 SLD
相关代理商/技术参数
参数描述
EA-OEM-411 功能描述:开发板和工具包 - ARM LPC3250 DEVELOPMENT KIT V2 RoHS:否 制造商:Arduino 产品:Development Boards 工具用于评估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口类型:DAC, ICSP, JTAG, UART, USB 工作电源电压:3.3 V
EA-OEM-509 功能描述:开发板和工具包 - ARM DEVELOPMENT KIT LPC1788-32 RoHS:否 制造商:Arduino 产品:Development Boards 工具用于评估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口类型:DAC, ICSP, JTAG, UART, USB 工作电源电压:3.3 V
EA-OEM-510 功能描述:开发板和工具包 - ARM DEVELOPMENT KIT LPC4088 RoHS:否 制造商:Arduino 产品:Development Boards 工具用于评估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口类型:DAC, ICSP, JTAG, UART, USB 工作电源电压:3.3 V
EA-OEM-511 功能描述:开发板和工具包 - ARM DEVELOPMENT KIT LPC4357 RoHS:否 制造商:Arduino 产品:Development Boards 工具用于评估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口类型:DAC, ICSP, JTAG, UART, USB 工作电源电压:3.3 V
EAORF2-10M 制造商:Shure 功能描述:Medium Orange Foam (5 pair).