参数资料
型号: EDI22AG27264V10D3
英文描述: 2x64Kx72, 3.3V Synchronous/Synchronous Burst SRAM Module(2x64Kx72, 3.3V,10ns,同步/同步脉冲静态RAM模块)
中文描述: 2x64Kx72,3.3同步/同步突发静态存储器模块(2x64Kx72,3.3伏,10纳秒,同步/同步脉冲静态内存模块)
文件页数: 6/11页
文件大小: 231K
代理商: EDI22AG27264V10D3
EDI2AG27264V
1 Megabyte Sync/Sync Burst,
Small Outline DIMM
4
EDI2AG27264V Rev. 0 1/98 ECO#
Pin Descriptions
DIMM Pins
Symbol
Type
Description
3, 6, 7, 10, 11
A0-A15
Input
Addresses: These inputs are registered and must meet the setup and hold
14, 15, 18, 19, 20
Synchronous
times around the rising edge of CLK. The burst counter generates internal
17, 16, 13, 12, 9, 8
addresses associated with A0 and A1, during burst and wait cycle.
33, 47, 61
BW1\, BW2\,
Input
Byte Write: A byte write is LOW for a WRITE cycle and HIGH for a READ
75, 89, 103
BW3\, BW4\,
Synchronous
cycle. BW0/ controls DQ0-7 and DQP0, BW1\ controls DQ8-15 and DQP1.
117, 131
BW5\, BW6\,
BW2\ controls DQ16-23 and DQP2. BW3\ controls DQ24-31 and DQP3.
BW7\, BW8\
BW4\ controls DQ32-39 and DQP4. BW5\ controls DQ40-47 and DQP5.
BW6\ controls DQ48-55 and DQP6. BW7\ controls DQ56-64 and DQP7.
32
BWE\
Input
Write Enable: This active LOW input gates byte write operations and must
Synchronous
meet the setup and hold times around the rising edge of CLK.
25
GW\
Input
Global Write: This active LOW input allows a full 72-bit WRITE to occur
Synchronous
independent of the BWE\ and BWx\ lines and must meet the setup and hold
times around the rising edge of CLK.
30
CLK
Input
Clock: This signal registers the addresses, data, chip enables, write control
Synchronous
and burst control inputs on its rising edge. All synchronous inputs must
meet setup and hold times around the clock’s rising edge.
29, 31
E1\, E2\
Input
Bank Enables: These active LOW inputs are used to enable each
individual Synchronous bank and to gate ADSP\.
23
G\
Input
Output Enable: This active LOW asynchronous input enables the data output
drivers.
26
ADV\
Input
Address Status Processor: This active LOW input is used to control the
Synchronous
internal burst counter. A HIGH on this pin generates wait cycle (no address advance).
27
ADSP\
Input
Address Status Processor: This active LOW input, along with EL\ and EH\
Synchronous
being LOW, causes a new external address to be registered and a READ
cycle is initiated using the new address.
28
ADSC\
Input
Address Status Controller: This active LOW input causes device to be de-
Synchronous
selected or selected along with new external address to be registered. A
READ or WRITE cycle is initiated depending upon write control inputs.
Various
DQ0-63
Input/Output
Data Inputs/Outputs: First byte is DQ0-7, second byte is DQ8-15, third byte is
DQ16-23, fourth byte is DQ24-31, fifth byte is DQ32-39, sixth byte is
DQ40-47, seventh byte is DQ48-55 and the eight byte is DQ56-64.
34, 48, 62
DQP0-7
Input/Output
Parity Inputs/Outputs: DQP0 is parity bit for DQ0-7. DQP1 is parity bit for DQ8-15
76, 90, 104
DQP2 is parity bit for DQ16-23. DQP3 is parity bit for DQ24-31. DQP4\ is parity bit
118, 132
for DQ32-39. DQP5 is parity bit forDQ40-47. DQP6\ is parity bit forDQ48-55.
DQP7 is parity bit for DQ56-64 and DQP7. In order to use the device configured
as a 128Kx64, the parity bits need to be tied to Vss through a 10K ohm resistor.
Various
Vcc
Supply
Core power supply: +3.3V -5%/+10%
Various
Vss
Ground
相关PDF资料
PDF描述
EDI22AG27264V12D4 2x64Kx72, 3.3V Synchronous/Synchronous Burst SRAM Module(2x64Kx72, 3.3V,12ns,同步/同步脉冲静态RAM模块)
EDI22AG27264V85D1 2x64Kx72, 3.3V Synchronous/Synchronous Burst SRAM Module(2x64Kx72, 3.3V,8.5ns,同步/同步脉冲静态RAM模块)
EDI22AG27264V9D2 2x64Kx72, 3.3V Synchronous/Synchronous Burst SRAM Module(2x64Kx72, 3.3V,9ns,同步/同步脉冲静态RAM模块)
EDI2AG272128V-D1 SSRAM Modules
EDI2AG272129V-D1 SSRAM Modules
相关代理商/技术参数
参数描述
EDI-25 制造商:Farnell / Duratool 功能描述:ELECTRONIC DIGITAL INDICATOR
EDI2AG272128V10D1 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2 Megabyte Sync/Sync Burst, Small Outline DIMM
EDI2AG272128V12D1 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2 Megabyte Sync/Sync Burst, Small Outline DIMM
EDI2AG272128V85D1 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2 Megabyte Sync/Sync Burst, Small Outline DIMM
EDI2AG272128V9D1 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:2 Megabyte Sync/Sync Burst, Small Outline DIMM