参数资料
| 型号： | EF-ISE-SYSTEM-FL |
| 厂商： | Xilinx Inc |
| 文件页数： | 23/50页 |
| 文件大小： | 0K |
| 描述： | ISE DESIGN SYST FLOATING LICENSE |
| 标准包装： | 1 |
| 系列： | ISE® 设计套件 |
| 类型： | 集成软件环境（ISE） |
| 适用于相关产品： | Xilinx FPGAs |
| 其它名称： | Q5689019 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
ISE Design Suite 13.1
?
AXI Video Direct Memory Access v1.0 (AXI4, AXI4-Stream, AXI4-Lite)
-
Provides a flexible interface for controlling and synchronizing video frame
stores from external memory. Multiple VDMAs from different clock domains
can be linked together to control frame store reads and writes from multiple
sources.
?
Communication DSP Building Blocks
?
Linear Algebra Toolkit v1.0 (AXI4-Stream)
-
-
Implements basic Matrix operations - Matrix-Matrix Addition, Subtraction,
Matrix-Scalar Multiplication and Matrix-Matrix Multiplication.
This IP provides flexible and optimized building blocks for developing
complex composite functions for various signal and data processing
applications.
?
FPGA Features and Support
?
-
-
Configures one or more Virtex-7 and Kintex-7 FPGA GTX transceivers either
from scratch, or using industry standard templates, using a custom Verilog or
VHDL wrapper.
Also provides an example design, testbench, and scripts to allow you to
observe the transceivers operating in simulation and in hardware.
?
-
The XADC Wizard generates an HDL wrapper to configure a single 7 Series
FPGA XADC primitive for user-specified channels and alarms.
?
Standard Bus Interfaces and I/O
?
7-Series Integrated Block for PCI Express (PCIe) v1.0 (AXI4-Stream)
-
-
Implements 1-lane, 2-lane, 4-lane, or 8-lane configurations. The IP uses the 7
Series Integrated Hard IP Block for PCI Express in conjunction with flexible
architectural features to implement a PCI Express Base Specification v2.1
compliant PCI Express Endpoint or Root Port.
Unique features of the LogiCORE IP for PCI Express are the high
performance AXI Interface, optimal buffering for high bandwidth
applications, and BAR checking and filtering.
?
Wireless IP
?
Triple Rate SDI v1.0 (AXI4-Stream)
-
-
Provides receiver and transmitter interfaces for the SMPTE SD-SDI, HD-SDI,
and 3G-SDI standards.
The Triple-Rate SDI receiver and transmitter are provided as unencrypted
source code in both Verilog and VHDL, allowing you to fully customize these
interfaces as required by your specific applications.
?
3GPP LTE PUCCH Receiver v1.0 (AXI4-Stream)
-
-
Provides designers with an LTE Physical Uplink Control Channel Receiver
block for the 3GPP TS 36.211 v9.0.0 Physical Channels and Modulation
(Release 9) specification.
Support for channel estimation, demodulation and decoding.
ISE Design Suite 13: Release Notes Guide
UG631 (v 13.2)
23
相关PDF资料 |
PDF描述 |
|---|---|
| EF-VIVADO-HLS-FL | VIVADO HLS, FLOATING LICENSE |
| EFM32-GXXX-PTB | BOARD PROTOTYPING FOR EFM32 |
| EFS315 | FUSE INDUST 315A 415V BS IEC |
| EHBNCSCB | CONN EH BNC T/H SOLDER CUP BLK |
| EHE004 | BOARD ENERGY HARVESTING |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EF-ISE-SYSTEM-NL | 功能描述:SOFTWARE ISE SYS EDITION RoHS:是 类别:编程器，开发系统 >> 软件 系列:ISE® 设计套件 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| EFJ02-001M | 制造商:Black Box Corporation 功能描述:TOSLINK TO MINI PLUG PATCH COR |
| EFJ04-001M | 制造商:Black Box Corporation 功能描述:PREMIUM GRADE DIGITAL OPTICAL CABLE 1 METER |
| EFJ10 | 制造商:Black Box Corporation 功能描述:TOSLINK to TOSLINK Coupler |
| EFJ1001-3PB8 | 功能描述:控制开关 EFJ1001-3PB8 RoHS:否 制造商:Omron Industrial 控制类型:Emergency Stop 触点额定值:5 A at 125 VAC 触点形式:1 Form B (SPST-NC) 电压额定值: 电流额定值: 执行器:Pushbutton 照明:N 安装风格: |
发布紧急采购，3分钟左右您将得到回复。