- 您现在的位置：买卖IC网 > PDF目录97906 > EL5485CS Quad 4ns High Speed Comparators PDF资料下载
参数资料
| 型号： | EL5485CS |
| 元件分类： | 比较器 |
| 英文描述： | Quad 4ns High Speed Comparators |
| 中文描述： | 四4ns的高速比较器 |
| 文件页数： | 9/12页 |
| 文件大小： | 119K |
| 代理商： | EL5485CS |
6
EL5485C, EL5486C - Preliminary
Quad 4ns High Speed Comparators
E
L
5
4
8
5
C
,
E
L
5
4
8
6
C
-
P
re
li
m
in
a
ry
Timing Diagram
VIN
VOD
th
ts
tpd-
tpw(D)
td+
Latch
Enable
Input
Latch
Compare
Latch
Compare
Differential
Input
Voltage
Comparator
Output
1.4V
VOS
2.4V
Definition of Terms
Term
Definition
VOS
Input Offset Voltage - Voltage applied between the two input terminals to obtain CMOS logic threshold at the output
VIN
Input Voltage Pulse Amplitude - Usually set to 1V for comparator specifications
VOD
Input Voltage Overdrive - Usually set to 50mV and in opposite polarity to VIN for comparator specifications
tpd+
Input to Output High Delay - The propagation delay measured from the time the input signal crosses the input offset voltage to the CMOS
logic threshold of an output low to high transition
tpd-
Input to Output Low Delay - The propagation delay measured from the time the input signal crosses the input offset voltage to the CMOS
logic threshold of an output high to low transition
td+
Latch Disable to Output High Delay - The propagation delay measured from the latch signal crossing the CMOS threshold in a low to high
transition to the point of the output crossing CMOS threshold in a low to high transition
td-
Latch Disable to Output Low Delay - The propagation delay measured from the latch signal crossing the CMOS threshold in a low to high
transition to the point of the output crossing CMOS threshold in a high to low transition
ts
Minimum Setup Time - The minimum time before the negative transition of the latch signal that an input signal change must be present in
order to be acquired and held at the outputs
th
Minimum Hold Time - The minimum time after the negative transition of the latch signal that an input signal must remain unchanged in
order to be acquired and held at the output
tpw (D)
Minimum Latch Disable Pulse Width - The minimum time that the latch signal must remain high in order to acquire and hold an input signal
change
相关PDF资料 |
PDF描述 |
|---|---|
| EL5485CS-T7 | Quad 4ns High Speed Comparators |
| EL5486CU-T13 | Quad 4ns High Speed Comparators |
| EL5486CU | Quad 4ns High Speed Comparators |
| EL5492CS | Single Sync Buck PWM Controller for Broadband Gateway Applications; Temperature Range: -40°C to 85°C; Package: 16-QFN T&R |
| EL5492CS-T13 | Single Sync Buck PWM Controller for Broadband Gateway Applications; Temperature Range: 0°C to 70°C; Package: 14-SOIC T&R |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EL5485CS-T13 | 制造商:ELANTEC 制造商全称:ELANTEC 功能描述:Quad 4ns High Speed Comparators |
| EL5485CS-T7 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Quad 4ns High Speed Comparators |
| EL5486 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Quad 4ns High Speed Comparators |
| EL5486CU | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Quad 4ns High Speed Comparators |
| EL5486CU-T13 | 制造商:ELANTEC 制造商全称:ELANTEC 功能描述:Quad 4ns High Speed Comparators |
发布紧急采购，3分钟左右您将得到回复。