- 您现在的位置：买卖IC网 > PDF目录13680 > EL7530IYZ-T7 (Intersil)IC REG BUCK SYNC ADJ 0.6A 10MSOP PDF资料下载
参数资料
| 型号： | EL7530IYZ-T7 |
| 厂商： | Intersil |
| 文件页数： | 10/11页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ 0.6A 10MSOP |
| 标准包装： | 1,500 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 1 |
| 输出电压： | 0.8 V ~ 5.5 V |
| 输入电压： | 2.5 V ~ 5.5 V |
| PWM 型： | 电压模式 |
| 频率 - 开关： | 1.4MHz |
| 电流 - 输出： | 600mA |
| 同步整流器： | 是 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-TFSOP，10-MSOP（0.118"，3.00mm 宽） |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | 10-MSOP |
f Z = ----------------------
f P = ---------------------------------------
V O = 0.8 × ? 1 + ------- ?
Thermal Performance
The EL7530 is available in a fused-lead MSOP10.
Compared with regular MSOP10 package, the fused- lead
package provides lower thermal resistance. The θ JA is
100°C/W on a 4-layer board and 125°C/W on 2-layer board.
Maximizing the copper area around the pins will further
improve the thermal performance.
Power Good Output
The PG (pin 8) output is used to indicate when the output
voltage is properly regulating at the desired set point. It is an
open-drain output that should be tied to VIN or VCC through
a 100k Ω resistor. If no faults are detected, EN is high, and
the output voltage is within ~5% of regulation, the PG pin will
be allowed to go high. Otherwise, the open-drain NMOS will
pull PG low.
Output Voltage Selection
Users can set the output voltage of the variable version with
a resister divider, which can be chosen based on the
following formula:
? R 2 ?
? R 1 ?
by generating a zero and a pole in the transfer function. As a
general rule of thumb, C 4 should be sized to start the phase-
lead at a frequency of ~2.5kHz. The zero will always appear
at lower frequency than the pole and follow the equation
below:
1
2 π R 2 C 4
Over a normal range of R 2 (~10-100k), C 4 will range from
~470-4700pF. The pole frequency cannot be set once the
zero frequency is chosen as it is dictated by the ratio of R 1
and R 2 , which is solely determined by the desired output set
point. The equation below shows the pole frequency
relationship:
1
2 π ( R 1 R 2 ) C 4
Layout Considerations
The layout is very important for the converter to function
properly. The following PC layout guidelines should be
followed:
1. Separate the Power Ground ( ) and Signal Ground
(
i ); connect them only at one point right at the pins
I INRMS = ----------------------------------------------- × I O
Δ I IL = --------------------------------------------
Component Selection
Because of the fixed internal compensation, the component
choice is relatively narrow. For a regulator with fixed output
voltage, only two capacitors and one inductor are required.
We recommend 10μF to 22μF multi-layer ceramic capacitors
with X5R or X7R rating for both the input and output
capacitors, and 1.5μH to 2.2μH for the inductor.
The RMS current present at the input capacitor is decided by
the following formula:
V O × ( V IN – V O )
V IN
This is about half of the output current I O for all the V O . This
input capacitor must be able to handle this current.
The inductor peak-to-peak ripple current is given as:
( V IN – V O ) × V O
L × V IN × f S
L is the inductance
f S the switching frequency (nominally 1.4MHz)
The inductor must be able to handle I O for the RMS load
current, and to assure that the inductor is reliable, it must
handle the 2A surge current that can occur during a current
limit condition.
In addition to decoupling capacitors and inductor value, it is
important to properly size the phase-lead capacitor C 4
(Refer to the Typical Application Diagram). The phase-lead
capacitor creates additional phase margin in the control loop
10
2. Place the input capacitor as close to V IN and PGND pins
as possible
3. Make the following PC traces as small as possible:
from LX pin to L
from C O to PGND
4. If used, connect the trace from the FB pin to R 1 and R 2
as close as possible
5. Maximize the copper area around the PGND pin
6. Place several via holes under the chip to additional
ground plane to improve heat dissipation
The demo board is a good example of layout based on this
outline. Please refer to the EL7530 Application Brief.
FN7434.6
July 12, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| 35JZV47M6.3X8 | CAP ALUM 47UF 35V 20% SMD |
| EL7530IYZ-T13 | IC REG BUCK SYNC ADJ 0.6A 10MSOP |
| RBC35DRXS | CONN EDGECARD 70POS DIP .100 SLD |
| RSC13DRTF | CONN EDGECARD 26POS DIP .100 SLD |
| RMC13DRTF | CONN EDGECARD 26POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EL7531 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Monolithic 1A Step-Down Regulator with Low Quiescent Current |
| EL7531_06 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Monolithic 1A Step-Down Regulator with Low Quiescent Current |
| EL7531EVAL1 | 功能描述:EVALUATION BOARD FOR EL7531 RoHS:否 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| EL7531EVAL1Z | 功能描述:电源管理IC开发工具 EL7531 EVALR D 1 ROHS CMPL RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| EL7531IY | 功能描述:IC REG BUCK SYNC ADJ 1A 10MSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:降压（降压） 输出类型:两者兼有 输出数:1 输出电压:5V，1 V ~ 10 V 输入电压:3.5 V ~ 28 V PWM 型:电流模式 频率 - 开关:220kHz ~ 1MHz 电流 - 输出:600mA 同步整流器:无 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-SSOP（0.154"，3.90mm 宽） 包装:带卷 (TR) 供应商设备封装:16-QSOP |
发布紧急采购，3分钟左右您将得到回复。