- 您现在的位置：买卖IC网 > PDF目录10621 > EL9115ILZ (Intersil)IC ANLG VIDEO DELAY LINE 20-QFN PDF资料下载
参数资料
| 型号： | EL9115ILZ |
| 厂商： | Intersil |
| 文件页数： | 4/10页 |
| 文件大小： | 0K |
| 描述： | IC ANLG VIDEO DELAY LINE 20-QFN |
| 标准包装： | 72 |
| 类型： | 视频延迟线 |
| 应用： | 模拟波速合成，失真控制 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-VQFN 裸露焊盘 |
| 供应商设备封装： | 20-QFN（5x5） |
| 包装： | 管件 |
| 产品目录页面： | 1247 (CN2011-ZH PDF) |
3
FN7441.7
January 12, 2012
AC Electrical Specifications
VSA+ = VA+ = +5V, VSA- = VA- = -5V, TA = +25°C, exposed die plate = -5V, unless otherwise specified.
PARAMETER
DESCRIPTION
CONDITIONS
MIN
(Note 5)
TYP
MAX
(Note 5)
UNIT
BW -3dB
3dB Bandwidth
0ns Delay Time
122
MHz
BW 0.1dB
0.1dB Bandwidth
0ns Delay Time
60
MHz
SR
Slew Rate
0ns Delay Time
400
V/s
tR - tF
Transient Response Time
20% to 80%, for all delays, 1V step
2.5
ns
VOVER
Voltage Overshoot
For any delay, response to 1V step input
5
%
Glitch
Switching Glitch
Time for o/p to settle after last s_clock edge
100
ns
THD
Total Harmonic Distortion
1VP-P 10MHz sinewave, offset by +0.2V at
mid delay setting
-50
-40
dB
Xt
Hostile Crosstalk
Stimulate G, measure R/B at 1MHz
-80
dB
VN
Output Noise
Gain X2, measured at 75
Ω load
2.5
mVRMS
dt
Nominal Delay Increment
Note 7
1.75
2
2.25
ns
tMAX
Maximum Delay
55
62
70
ns
DELDT
Delay Diff Between Channels
1.6
%
tPD
Propagation Delay
Measured input to output
9.8
ns
tMAX
Max s_clock Frequency
Maximum programming clock speed
10
MHz
t_en_ck
Minimum Separation Between Serial
Enable and Clock
Check enable low edge can occur after
t_en_ck of previous (ignored) clock and up
to before t_en_ck of next (wanted) clock.
Clock edges occurring within t_en_ck of the
enable edge will have uncertain effect.
10
ns
NOTES:
5. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
6. All supply currents measured with Delay R = 0ns, G = mid delay, B = full delay.
7. Delay increment limits are derived by taking Maximum Delay limits and dividing by the number of steps for the device (e.g., the number of steps
for the EL9115 is 31).
Pin Descriptions
PIN NUMBER
PIN NAME
PIN DESCRIPTION
1
VSP
+5V for delay circuitry and input amp
2
RIN
Red channel input, ref GND
3
GND
0V for delay circuitry supply
4
GIN
Green channel input, ref GND
5
VSM
-5V for input amp
6
BIN
Blue channel input, ref GND
7
CENABLE
Chip enable logical +5V enables chip
8
NSENABLE
ENABLE for serial input; enable on low
9
SDATA
Data into registers; logic threshold 1.2V
10
SCLOCK
Clock to enter data; logical; data written on negative edge
11
BOUT
Blue channel output, ref GNDO
12
VSMO
-5V for output buffers
13
GOUT
Green channel output, ref GNDO
14
GNDO
0V reference for input and output buffers
15
ROUT
Red channel output, ref GNDO
16
VSPO
+5V for output buffers
EL9115
相关PDF资料 |
PDF描述 |
|---|---|
| RM12BPE-4PH | CONN PLUG 4POS W/PIN INSERT |
| TW8811-PC2-GR | IC LCD TFT CTRLR 208 PQFP |
| TW8811-LC2-GR | IC LCD TFT CTRLR 208 PQFP |
| HR30-6PA-3S | CONN PLUG 3POS FEMALE SOLDER |
| TW8816-LA3-GRS | IC LCD CTRLR 128LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EL9115ILZ-T13 | 功能描述:延迟线/计时元素 EL9115ILZ TRPL ANLOG G VID DELAY LINE RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| EL9115ILZ-T7 | 功能描述:延迟线/计时元素 EL9115ILZ TRPL ANLOG G VID DELAY LINE RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| EL-91-21SURC/S530-A2/TR10 | 功能描述:标准LED-SMD Red Water Clear 624nm 482mcd RoHS:否 制造商:Vishay Semiconductors 封装 / 箱体:0402 LED 大小:1 mm x 0.5 mm x 0.35 mm 照明颜色:Red 波长/色温:631 nm 透镜颜色/类型:Water Clear 正向电流:30 mA 正向电压:2 V 光强度:54 mcd 显示角:130 deg 系列:VLMx1500 封装:Reel |
| EL91-21-USRC/S530-A4-TR7 | 制造商:Everlight Electronics Co 功能描述: |
| EL-91-21UYC/S400-A4/TR7 | 功能描述:标准LED-SMD Yellow Water Clear GULL WING LEAD RoHS:否 制造商:Vishay Semiconductors 封装 / 箱体:0402 LED 大小:1 mm x 0.5 mm x 0.35 mm 照明颜色:Red 波长/色温:631 nm 透镜颜色/类型:Water Clear 正向电流:30 mA 正向电压:2 V 光强度:54 mcd 显示角:130 deg 系列:VLMx1500 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。