参数资料
型号: EP1C6F144C7ES
厂商: Altera Corporation
英文描述: Cyclone FPGA Family Data Sheet
中文描述: 气旋的FPGA系列数据手册
文件页数: 41/104页
文件大小: 763K
代理商: EP1C6F144C7ES
Altera Corporation
January 2007
2–35
Preliminary
Global Clock Network & Phase-Locked Loops
Clock Multiplication & Division
Cyclone PLLs provide clock synthesis for PLL output ports using
m
/(
n
×
post scale counter) scaling factors. The input clock is divided by
a pre-scale divider,
n
, and is then multiplied by the
m
feedback factor. The
control loop drives the VCO to match f
IN
×
(
m
/
n
). Each output port has
a unique post-scale counter to divide down the high-frequency VCO. For
multiple PLL outputs with different frequencies, the VCO is set to the
least-common multiple of the output frequencies that meets its frequency
specifications. Then, the post-scale dividers scale down the output
frequency for each output port. For example, if the output frequencies
required from one PLL are 33 and 66 MHz, the VCO is set to 330 MHz (the
least-common multiple in the VCO's range).
Each PLL has one pre-scale divider,
n
, that can range in value from 1 to
32. Each PLL also has one multiply divider,
m
, that can range in value
from 2 to 32. Global clock outputs have two post scale G dividers for
global clock outputs, and external clock outputs have an E divider for
external clock output, both ranging from 1 to 32. The Quartus II software
automatically chooses the appropriate scaling factors according to the
input frequency, multiplication, and division values entered.
Dual-Purpose
Clock Pins
DPCLK0
(3)
v
DPCLK1
(3)
v
DPCLK2
v
DPCLK3
v
DPCLK4
v
DPCLK5
(3)
v
DPCLK6
v
DPCLK7
v
Notes to
Table 2–7
:
(1)
EP1C3 devices only have one PLL (PLL 1).
(2)
EP1C3 devices in the 100-pin TQFP package do not have dedicated clock pins
CLK1
and
CLK3
.
(3)
EP1C3 devices in the 100-pin TQFP package do not have the
DPCLK0
,
DPCLK1
, or
DPCLK5
pins.
Table 2–7. Global Clock Network Sources (Part 2 of 2)
Source
GCLK0
GCLK1
GCLK2
GCLK3
GCLK4
GCLK5
GCLK6
GCLK7
相关PDF资料
PDF描述
EP1C6F144C8ES Cyclone FPGA Family Data Sheet
EP1C6F144I6ES Cyclone FPGA Family Data Sheet
EP1C6F144I7ES Cyclone FPGA Family Data Sheet
EP1C6F144I8ES Cyclone FPGA Family Data Sheet
EP1C6F240C6ES Cyclone FPGA Family Data Sheet
相关代理商/技术参数
参数描述
EP1C6F256C6 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone I 598 LABs 185 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP1C6F256C6N 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone I 598 LABs 185 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP1C6F256C7 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone I 598 LABs 185 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP1C6F256C7N 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone I 598 LABs 185 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP1C6F256C8 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone I 598 LABs 185 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256