参数资料
型号: EP1K50FI256-2X
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 现场可编程门阵列(FPGA)
文件页数: 32/86页
文件大小: 1263K
代理商: EP1K50FI256-2X
38
Altera Corporation
ACEX 1K Programmable Logic Device Family Data Sheet
Tables 11 and 12 summarize the ClockLock and ClockBoost parameters
for -1 and -2 speed-grade devices, respectively.
Table 11. ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices
Symbol
Parameter
Condition
Min
Typ
Max
Unit
tR
Input rise time
5
ns
tF
Input fall time
5ns
tINDUTY
Input duty cycle
40
60
%
fCLK1
Input clock frequency (ClockBoost clock
multiplication factor equals 1)
25
180
MHz
fCLK2
Input clock frequency (ClockBoost clock
multiplication factor equals 2)
16
90
MHz
fCLKDEV
Input deviation from user specification in the
Altera software (1)
25,000
PPM
tINCLKSTB Input clock stability (measured between
adjacent clocks)
100
ps
tLOCK
Time required for ClockLock or ClockBoost
to acquire lock (3)
10
s
tJITTER
Jitter on ClockLock or ClockBoost-
generated clock (4)
tINCLKSTB <100
250 (4)
ps
tINCLKSTB < 50
200 (4)
ps
tOUTDUTY Duty cycle for ClockLock or ClockBoost-
generated clock
40
50
60
%
相关PDF资料
PDF描述
EP1K50FI256-3F Field Programmable Gate Array (FPGA)
EP1K50FI484-1DX Field Programmable Gate Array (FPGA)
EP1K50QC208-2F Field Programmable Gate Array (FPGA)
EP1K50QC208-2P Field Programmable Gate Array (FPGA)
EP1K50QC208-3F Field Programmable Gate Array (FPGA)
相关代理商/技术参数
参数描述
EP1K50FI256-3F 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI484-1DX 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI484-1F 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI484-1P 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50FI484-1X 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)