参数资料
型号: EP1K50QC208-2
厂商: Altera
文件页数: 83/86页
文件大小: 0K
描述: IC ACEX 1K FPGA 50K 208-PQFP
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 144
系列: ACEX-1K®
LAB/CLB数: 360
逻辑元件/单元数: 2880
RAM 位总计: 40960
输入/输出数: 147
门数: 199000
电源电压: 2.375 V ~ 2.625 V
安装类型: 表面贴装
工作温度: 0°C ~ 70°C
封装/外壳: 208-BFQFP
供应商设备封装: 208-PQFP(28x28)
其它名称: 544-1008
84
Altera Corporation
ACEX 1K Programmable Logic Device Family Data Sheet
During initialization, which occurs immediately after configuration, the
device resets registers, enables I/O pins, and begins to operate as a logic
device. Before and during configuration, all I/O pins (except dedicated
inputs, clock, or configuration pins) are pulled high by a weak pull-up
resistor. Together, the configuration and initialization processes are called
command mode; normal device operation is called user mode.
SRAM configuration elements allow ACEX 1K devices to be reconfigured
in-circuit by loading new configuration data into the device. Real-time
reconfiguration is performed by forcing the device into command mode
with a device pin, loading different configuration data, re-initializing the
device, and resuming user-mode operation. The entire reconfiguration
process requires less than 40 ms and can be used to reconfigure an entire
system dynamically. In-field upgrades can be performed by distributing
new configuration files.
Configuration Schemes
The configuration data for an ACEX 1K device can be loaded with one of
five configuration schemes (see Table 59), chosen on the basis of the target
application. An EPC16, EPC2, EPC1, or EPC1441 configuration device,
intelligent controller, or the JTAG port can be used to control the
configuration of a ACEX 1K device, allowing automatic configuration on
system power-up.
Multiple ACEX 1K devices can be configured in any of the five
configuration schemes by connecting the configuration enable (nCE) and
configuration enable output (nCEO) pins on each device. Additional
APEX 20K, APEX 20KE, FLEX 10K, FLEX 10KA, FLEX 10KE, ACEX 1K,
and FLEX 6000 devices can be configured in the same serial chain.
Device Pin-
Outs
See the Altera web site (http://www.altera.com) or the Altera Documen-
tation Library
for pin-out information.
Table 59. Data Sources for ACEX 1K Configuration
Configuration Scheme
Data Source
Configuration device
EPC16, EPC2, EPC1, or EPC1441 configuration device
Passive serial (PS)
BitBlaster or ByteBlasterMV download cables, or serial data
source
Passive parallel asynchronous (PPA)
Parallel data source
Passive parallel synchronous (PPS)
Parallel data source
JTAG
BitBlaster or ByteBlasterMV download cables, or
microprocessor with a Jam STAPL File or JBC File
相关PDF资料
PDF描述
AT28HC64B-70SU IC EEPROM 64KBIT 70NS 28SOIC
A3P250L-1FGG256 IC FPGA 1KB FLASH 250K 256-FBGA
A3P250L-1FG256 IC FPGA 1KB FLASH 250K 256-FBGA
AT28HC64B-70JU IC EEPROM 64KBIT 70NS 32PLCC
AT28HC256-90JU IC EEPROM 256KBIT 90NS 32PLCC
相关代理商/技术参数
参数描述
EP1K50QC208-2F 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50QC208-2N 功能描述:FPGA - 现场可编程门阵列 FPGA - ACEX 1K 360 LABs 147 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP1K50QC208-2P 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50QC208-3 功能描述:FPGA - 现场可编程门阵列 FPGA - ACEX 1K 360 LABs 147 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP1K50QC208-3F 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)