- 您现在的位置：买卖IC网 > PDF目录97917 > EP20K200CB652C9 ASIC PDF资料下载
参数资料
| 型号： | EP20K200CB652C9 |
| 英文描述： | ASIC |
| 中文描述： | 专用集成电路 |
| 文件页数： | 2/114页 |
| 文件大小： | 1623K |
| 代理商： | EP20K200CB652C9 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页
10
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
APEX 20K devices provide two dedicated clock pins and four dedicated
input pins that drive register control inputs. These signals ensure efficient
distribution of high-speed, low-skew control signals. These signals use
dedicated routing channels to provide short delays and low skews. Four
of the dedicated inputs drive four global signals. These four global signals
can also be driven by internal logic, providing an ideal solution for a clock
divider or internally generated asynchronous clear signals with high
fan-out. The dedicated clock pins featured on the APEX 20K devices can
also feed logic. The devices also feature ClockLock and ClockBoost clock
management circuitry. APEX 20KE devices provide two additional
dedicated clock pins, for a total of four dedicated clock pins.
MegaLAB Structure
APEX 20K devices are constructed from a series of MegaLABTM
structures. Each MegaLAB structure contains a group of logic array blocks
(LABs), one ESB, and a MegaLAB interconnect, which routes signals
within the MegaLAB structure. The EP20K30E device has 10 LABs,
EP20K60E through EP20K600E devices have 16 LABs, and the
EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed
between MegaLAB structures and I/O pins via the FastTrack
Interconnect. In addition, edge LABs can be driven by I/O pins through
the local interconnect. Figure 2 shows the MegaLAB structure.
Figure 2. MegaLAB Structure
ESB
MegaLAB Interconnect
Local
Interconnect
To Adjacent
LAB or IOEs
LABs
LE1
LE2
LE3
LE4
LE5
LE6
LE7
LE8
LE9
LE10
LE1
LE2
LE3
LE4
LE5
LE6
LE7
LE8
LE9
LE10
LE1
LE2
LE3
LE4
LE5
LE6
LE7
LE8
LE9
LE10
相关PDF资料 |
PDF描述 |
|---|---|
| EP20K200CB652I7 | 5V, Byte Alterable EEPROM; Temperature Range: 0°C to 70°C; Package: 32-PLCC |
| EP20K200CB652I8 | 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: 0°C to 70°C; Package: 28-CerDIP |
| EP20K200CB652I9 | 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -40°C to 85°C; Package: 28-CerDIP |
| EP20K200CP208C9 | ASIC |
| EP20K200CP208C9ES | ASIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EP20K200CB652I7 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| EP20K200CB652I8 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| EP20K200CB652I9 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| EP20K200CF484C7 | 制造商:Altera Corporation 功能描述:IC APEX 20KC FPGA 484FBGA 制造商:Altera Corporation 功能描述:IC FPGA 376 I/O 484FBGA |
| EP20K200CF484C7N | 制造商:Altera Corporation 功能描述:IC APEX 20KC FPGA 484FBGA 制造商:Altera Corporation 功能描述:IC FPGA 376 I/O 484FBGA |
发布紧急采购，3分钟左右您将得到回复。