参数资料
型号: EP20K200CF672I7
英文描述: 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 28-CerDIP
中文描述: 专用集成电路
文件页数: 51/114页
文件大小: 1623K
代理商: EP20K200CF672I7
Altera Corporation
41
APEX 20K Programmable Logic Device Family Data Sheet
Figure 26. APEX 20KE Bidirectional I/O Registers
Notes:
(1)
This programmable delay has four settings: off and three levels of delay.
(2)
The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.
VCC
OE[7..0]
CLK[1..0]
ENA[5..0]
CLRn[1..0]
Peripheral Control
Bus
CLRN/
PRN
D
Q
ENA
VCC
4 Dedicated
Clock Inputs
Chip-Wide
Output Enable
CLK[3..0]
4
12
VCC
Chip-Wide
Reset
Input Pin to
Core Delay
(1)
Slew-Rate
Control
Open-Drain
Output
VCCIO
Optional
PCI Clamp
Output Register
t
Delay
Core to Output
Register Delay
Input Pin to Input
Register Delay
CLRN
DQ
ENA
VCC
Chip-Wide
Reset
Input Register
Output Register
CLRN
DQ
ENA
Chip-Wide Reset
VCC
OE Register
VCC
4 Dedicated
Inputs
Row, Column, FastRow,
or Local Interconnect
Clock Enable
Delay
(1)
Input Pin to
Core Delay
(1)
CO
Input Pin to
Core Delay
(1)
相关PDF资料
PDF描述
EP20K200CF672I8 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -40°C to 85°C; Package: 32-CLCC
EP20K200CF672I9 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 32-LCC
EP20K200CP208C7 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 32-LCC
EP20K200CP208C7ES 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -40°C to 85°C; Package: 28-FlatPack
EP20K200CP208C8 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 28-FlatPack
相关代理商/技术参数
参数描述
EP20K200CF672I8 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CF672I9 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CP208C7 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CP208C7ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CP208C8 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC