参数资料
型号: EP20K200EQI240-3ES
英文描述: 64K, 8K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -40°C to 85°C; Package: 28-PDIP
中文描述: FPGA的
文件页数: 40/114页
文件大小: 1623K
代理商: EP20K200EQI240-3ES
Altera Corporation
31
APEX 20K Programmable Logic Device Family Data Sheet
Figure 18. Deep Memory Block Implemented with Multiple ESBs
The ESB implements two forms of dual-port memory: read/write clock
mode and input/output clock mode. The ESB can also be used for
bidirectional, dual-port memory applications in which two ports read or
write simultaneously. To implement this type of dual-port memory, two
or four ESBs are used to support two simultaneous reads or writes. This
functionality is shown in Figure 19.
Figure 19. APEX 20K ESB Implementing Dual-Port RAM
ESB
to System Logic
Address Decoder
Port A
Port B
address_a[]
address_b[]
data_a[]
data_b[]
we_a
we_b
clkena_a
clkena_b
Clock A
Clock B
相关PDF资料
PDF描述
EP20K200ERC208-1ES FPGA
EP20K200ERC208-2ES FPGA
EP20K200ERC208-3ES 64K, 8K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: 0&degC to 70°C; Package: 28-PDIP
EP20K200ERC240-1ES FPGA
EP20K200QC208-3ES FPGA
相关代理商/技术参数
参数描述
EP20K200ERC208-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K200ERC208-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K200ERC208-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K200ERC240-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K200ERC240-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA