参数资料
型号: EP20K400FI672-2ES
英文描述: FPGA
中文描述: FPGA的
文件页数: 81/114页
文件大小: 1623K
代理商: EP20K400FI672-2ES
Altera Corporation
69
APEX 20K Programmable Logic Device Family Data Sheet
Figure 33. Relationship between VCCIO & VCCINT for 3.3-V PCI Compliance
Figure 34 shows the typical output drive characteristics of APEX 20K
devices with 3.3-V and 2.5-V VCCIO. The output driver is compatible with
the 3.3-V PCI Local Bus Specification, Revision 2.2 (when VCCIO pins are
connected to 3.3 V). 5-V tolerant APEX 20K devices in the -1 speed grade
are 5-V PCI compliant over all operating conditions.
Figure 34. Output Drive Characteristics of APEX 20K Device
3.0
3.1
3.3
VCCIO
3.6
2.3
2.5
2.7
VCCINT (V)
(V)
PCI-Compliant Region
VO Output Voltage (V)
IOL
IOH
V
VCCINT = 2.5
VCCIO = 2.5
Room Temperature
V
VCCINT = 2.5
VCCIO = 3.3
Room Temperature
12
3
10
20
30
50
60
40
70
80
90
VO Output Voltage (V)
12
3
10
20
30
50
60
40
70
80
90
IOL
O
Typical I
Output
Current (mA)
O
Typical I
Output
Current (mA)
相关PDF资料
PDF描述
EP20K400FI672-3 Field Programmable Gate Array (FPGA)
EP20K400FI672-3ES FPGA
EP20K400GC655-1ES FPGA
EP20K400GC655-2ES RTC Module With CPU Supervisor
EP20K400GC655-3ES RTC Module With CPU Supervisor
相关代理商/技术参数
参数描述
EP20K400FI672-2V 功能描述:FPGA - 现场可编程门阵列 CPLD - APEX 20K 1664 Macros 502 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP20K400FI672-3 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP20K400FI672-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K400GC655-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K400GC655-2 制造商:Rochester Electronics LLC 功能描述:- Bulk